A SYSTOLIC REALIZATION FOR 2-D DIGITAL-FILTERS

被引:43
作者
SIDAHMED, MA
机构
来源
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING | 1989年 / 37卷 / 04期
关键词
D O I
10.1109/29.17537
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
引用
收藏
页码:560 / 565
页数:6
相关论文
共 11 条
[1]   DECISION METHODS AND REALIZATION OF 2-D DIGITAL-FILTERS USING MINIMUM NUMBER OF DELAY ELEMENTS [J].
CHAKRABARTI, S ;
MITRA, SK .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (08) :657-666
[2]  
ERFANI J, 1981, IEEE T CIRCUITS SYST, V28, P75
[3]  
Gonzalez R. C., 1977, DIGITAL IMAGE PROCES
[4]   A 70-MHZ 8-BIT X 8-BIT PARALLEL PIPELINED MULTIPLIER IN 2.5-MU-M CMOS [J].
HATAMIAN, M ;
CASH, GL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) :505-513
[5]  
KUNG HT, 1982, COMPUTER, V15, P37, DOI 10.1109/MC.1982.1653825
[6]   A NEW REALIZATION FOR 2-D DIGITAL-FILTERS [J].
LAMPROPOULOS, GA ;
FAHMY, MM .
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1987, 35 (04) :533-542
[7]  
MITRA SK, 1975, IEEE T CIRCUITS SYST, V22, P171
[8]  
OFFEN RJ, 1986, VLSI IMAGE PROCESSIN
[9]  
SOLTIS JJ, 1987, JUN IEEE PAC RIM C C
[10]  
VENETSANOPOULOS AN, 1984, P IEEE INT C ACOUST, V2