A 70-MHZ 8-BIT X 8-BIT PARALLEL PIPELINED MULTIPLIER IN 2.5-MU-M CMOS

被引：52

作者：

HATAMIAN, M

CASH, GL

机构：

[1] AT&T Bell Lab, Holmdel, NJ, USA, AT&T Bell Lab, Holmdel, NJ, USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1986年 / 21卷 / 04期

关键词：

D O I：

10.1109/JSSC.1986.1052564

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

SEMICONDUCTOR DEVICES, MOS

引用

页码：505 / 513

页数：9

共 15 条

[1]

ACKLAND B, VLSI 83, P457

[2]

ACKLAND B, 1981, 2ND P CALT C VLSI, P285

[3]

Bamji C. S., 1985, 22nd ACM/IEEE Design Automation Conference Proceedings 1985 (Cat. No.85CH2142-8), P16, DOI 10.1145/317825.317828

[4] 2 COMPLEMENT PARALLEL ARRAY MULTIPLICATION ALGORITHM [J].

BAUGH, CR .

IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (12) :1045-1047

[5] COMPLETELY-PIPELINED ARCHITECTURES FOR DIGITAL SIGNAL-PROCESSING [J].

CAPPELLO, PR ;

STEIGLITZ, K .

IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (04) :1016-1023

[6] A VLSI LAYOUT FOR A PIPELINED DADDA MULTIPLIER [J].

CAPPELLO, PR ;

STEIGLITZ, K .

ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1983, 1 (02) :157-174

[7]

HATAMIAN M, 1986, APR P IEEE INT C AC, P1173

[8]

HAUCK CE, 1985, MAR P INT C AC SPEEC, P1461

[9] A 16-BIT X 16-BIT PIPELINED MULTIPLIER MACROCELL [J].

HENLIN, DA ;

FERTSCH, MT ;

MAZIN, M ;

LEWIS, ET .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) :542-547

[10] A HIGH-SPEED LSI GAAS 8BY8-BIT PARALLEL MULTIPLIER [J].

LEE, FS ;

KAELIN, GR ;

WELCH, BM ;

ZUCCA, R ;

SHEN, E ;

ASBECK, P ;

LEE, CP ;

KIRKPATRICK, CG ;

LONG, SI ;

EDEN, RC .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) :638-647

← 1 2 →