SUPPRESSION OF BORON PENETRATION IN P+ POLYSILICON GATE P-MOSFETS USING LOW-TEMPERATURE GATE-OXIDE N2O ANNEAL

被引：74

作者：

MA, ZJ ^{[1
]}

CHEN, JC ^{[1
]}

LIU, ZH ^{[1
]}

KRICK, JT ^{[1
]}

CHENG, YC ^{[1
]}

HU, C ^{[1
]}

KO, PK ^{[1
]}

机构：

[1] CITY POLYTECH HONG KONG,HONG KONG,HONG KONG

来源：

IEEE ELECTRON DEVICE LETTERS | 1994年 / 15卷 / 03期

关键词：

D O I：

10.1109/55.285386

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

It has been reported that high-temperature (similar to 1100 degrees C) N2O-annealed oxide can block boron penetration from poly-Si gates to the silicon substrate. However, this high-temperature step may be inappropriate for the low thermal budgets required of deep-submicron ULSI MOSFET's. In this study, we show that low-temperature (900 similar to 950 degrees C) N2O-annealed gate oxide is also a good barrier to boron penetration. For the first time, the change in channel doping profile due to compensation of arsenic and boron ionized impurities was resolved using MOS C-V measurement techniques. It was found that the higher the nitrogen concentration incorporated at Si/SiO2 interface, the more effective is the suppression of boron penetration. The experimental results also suggest that, for 60 similar to 110 Angstrom gate oxides, a certain amount of nitrogen (similar to 2.2%) incorporated near the Si/SiO2 interface is essential to effectively prevent boron diffusing into the underlying silicon substrate.

引用

页码：109 / 111

页数：3

共 16 条

[1]

Baker F. K., 1989, International Electron Devices Meeting 1989. Technical Digest (Cat. No.89CH2637-7), P443, DOI 10.1109/IEDM.1989.74317

[2] IMPURITY BARRIER PROPERTIES OF REOXIDIZED NITRIDED OXIDE-FILMS FOR USE WITH P+-DOPED POLYSILICON GATES [J].

CABLE, JS ;

MANN, RA ;

WOO, JCS .

IEEE ELECTRON DEVICE LETTERS, 1991, 12 (03) :128-130

[3] LOW-TEMPERATURE FURNACE-GROWN REOXIDIZED NITRIDED OXIDE GATE DIELECTRICS AS A BARRIER TO BORON PENETRATION [J].

FANG, H ;

KRISCH, KS ;

GROSS, BJ ;

SODINI, CG ;

CHUNG, J ;

ANTONIADIS, DA .

IEEE ELECTRON DEVICE LETTERS, 1992, 13 (04) :217-219

[4]

Gelder W, 1971, J ELECTROCHEM SOC, V118, P138

[5] REDISTRIBUTION OF ACCEPTOR + DONOR IMPURITIES DURING THERMAL OXIDATION OF SILICON [J].

GROVE, AS ;

SAH, CT ;

LEISTIKO, O .

JOURNAL OF APPLIED PHYSICS, 1964, 35 (09) :2695-&

[6] ELECTRICAL AND PHYSICAL CHARACTERISTICS OF THIN NITRIDED OXIDES PREPARED BY RAPID THERMAL NITRIDATION [J].

HORI, T ;

IWASAKI, H ;

NAITO, Y ;

ESAKI, H .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) :2238-2245

[7] DESIGN TRADEOFFS BETWEEN SURFACE AND BURIED-CHANNEL FETS [J].

HU, GJ ;

BRUCE, RH .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :584-588

[8]

Hwang H., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P421, DOI 10.1109/IEDM.1990.237142

[9]

Liu Z. H., 1992, International Electron Devices Meeting 1992. Technical Digest (Cat. No.92CH3211-0), P625, DOI 10.1109/IEDM.1992.307438

[10] THE USE OF ULTRATHIN REOXIDIZED NITRIDED GATE OXIDE FOR SUPPRESSION OF BORON PENETRATION IN BF2+-IMPLANTED POLYSILICON GATED P-MOSFETS [J].

LO, GQ ;

KWONG, DL .

IEEE ELECTRON DEVICE LETTERS, 1991, 12 (04) :175-177

← 1 2 →