AN EXPERIMENTAL NANOSECOND JOSEPHSON 1K-RAM USING 5-MU-M PB-ALLOY TECHNOLOGY

被引:25
作者
YAMAMOTO, M
YAMAUCHI, Y
MIYAHARA, K
KURODA, K
YANAGAWA, F
ISHIDA, A
机构
关键词
D O I
10.1109/EDL.1983.25683
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:150 / 152
页数:3
相关论文
共 5 条
[1]   MODEL FOR A 15-NS 16K-RAM WITH JOSEPHSON JUNCTIONS [J].
BROOM, RF ;
GUERET, P ;
KOTYCZKA, W ;
MOHR, TO ;
MOSER, A ;
OOSENBRUG, A ;
WOLF, P .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (04) :690-699
[2]   BASIC DESIGN OF A JOSEPHSON-TECHNOLOGY CACHE MEMORY [J].
FARIS, SM ;
HENKELS, WH ;
VALSAMAKIS, EA ;
ZAPPE, HH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) :143-154
[3]  
FARIS SM, 1979, Patent No. 4151605
[4]  
Henkels W. H., 1978, IBM Technical Disclosure Bulletin, V21, P412
[5]   EXPERIMENTAL SINGLE FLUX QUANTUM NDRO JOSEPHSON MEMORY CELL [J].
HENKELS, WH ;
GREINER, JH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (05) :794-796