TRANSIENT AND SMALL-SIGNAL HIGH-FREQUENCY SIMULATION OF NUMERICAL DEVICE MODELS EMBEDDED IN AN EXTERNAL CIRCUIT

被引:29
作者
SCHROTER, M [1 ]
机构
[1] RUHR UNIV BOCHUM,W-4630 BOCHUM,GERMANY
关键词
D O I
10.1108/eb051714
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A program for numerical simulation of two-dimensional semiconductor devices coupled with an external circuit is described. The circuit equations are formulated using modified nodal analysis to allow an arbitrary configuration of elements like, e.g., also semiconductor compact models. Coupling to the numerical devices is attained via their admittance matrix leading to a two-level Newton method. To calculate this matrix two methods are compared: (a) a linearization scheme and (b) a secant method. The comparison shows a significant speed advantage of the secant method despite its lower rate of convergence. The linearization scheme, however, is the more stable and robust method and should be used in critical cases where convergence problems can occur. An efficient bypassing scheme was developed for the linearization scheme leading to a computation speed comparable to that of the secant method, but maintaining the better convergence properties. A further advantage of the two-level Newton method used in this work is that the CPU-time consuming solution for the numerical devices can be done in parallel on different processors. Several examples are given to demonstrate the capabilities of the developed simulator.
引用
收藏
页码:377 / 387
页数:11
相关论文
共 17 条
[1]  
Engl W. L., 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-1, P85, DOI 10.1109/TCAD.1982.1269998
[2]  
Gray PR., 1984, ANAL DESIGN ANALOG I
[3]   NUMERICAL-SOLUTION OF THE SEMICONDUCTOR TRANSPORT-EQUATIONS WITH CURRENT BOUNDARY-CONDITIONS [J].
GROSSMAN, BM ;
HARGROVE, MJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (09) :1092-1096
[5]   CHORD - A MODULAR SEMICONDUCTOR-DEVICE SIMULATION DEVELOPMENT TOOL INCORPORATING EXTERNAL NETWORK MODELS [J].
MCMACKEN, JRF ;
CHAMBERLAIN, SG .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (08) :826-836
[6]  
Ortega J.M., 2000, ITERATIVE SOLUTION N
[7]  
PALM E, 1984, P INT SEMICOND DEVIC, P1
[8]   HIGH-SPEED BIPOLAR LOGIC-CIRCUITS WITH LOW-POWER CONSUMPTION FOR LSI - A COMPARISON [J].
RANFFT, R ;
REIN, HM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) :703-712
[9]  
REIN HM, 1991, EXPT DETERMINATION I, V34, P301
[10]  
REIN HM, 1987, IEEE T ELECTRON DEV, V34, P1741