MODELING OF NARROW-BASE BIPOLAR-TRANSISTORS INCLUDING VARIABLE-BASE-CHARGE AND AVALANCHE EFFECTS

被引:14
作者
HEBERT, F
ROULSTON, DJ
机构
关键词
D O I
10.1109/T-ED.1987.23239
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:2323 / 2328
页数:6
相关论文
共 15 条
[1]   BIPOLAR-TRANSISTOR MODELING OF AVALANCHE GENERATION FOR COMPUTER CIRCUIT SIMULATION [J].
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, ED22 (06) :334-338
[2]   EFFECTS OF SPACE-CHARGE LAYER WIDENING IN JUNCTION TRANSISTORS [J].
EARLY, JM .
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (11) :1401-1406
[3]  
GETREU I, 1979, MODELING BIPOLAR TRA
[4]  
GRAY PR, 1977, ANAL DESIGN ANALOG I, P26
[5]   AN INTEGRAL CHARGE CONTROL MODEL OF BIPOLAR TRANSISTORS [J].
GUMMEL, HK ;
POON, HC .
BELL SYSTEM TECHNICAL JOURNAL, 1970, 49 (05) :827-+
[6]  
GUMMEL HK, 1961, P IRE, V49, P834
[7]  
HAJJ I, 1973, 16TH P MIDW S CIRC T
[8]   HIGH-FREQUENCY PERFORMANCE OF NON-CONVENTIONAL-GEOMETRY BIPOLAR-TRANSISTORS [J].
HEBERT, F ;
ROULSTON, DJ .
SOLID-STATE ELECTRONICS, 1986, 29 (12) :1239-1241
[9]  
Nagel L., 1975, SPICE2 COMPUTER PROG
[10]  
ROULSTON DJ, 1980, 1980 P IEEE CUST INT, P229