OPTIMIZATION OF HIGH-SPEED CMOS LOGIC-CIRCUITS WITH ANALYTICAL MODELS FOR SIGNAL DELAY, CHIP AREA, AND DYNAMIC POWER DISSIPATION

Signal delay, chip area, and power dissipation are conflicting criteria for designing high performance VLSI MOS circuits. This paper describes global optimization of transistor sizes in digital CMOS logic circuits with the design tool multiobjective gate level optimization (MOGLO). Analytical models for the design objectives are presented and novel algorithms are discussed. Different techniques were combined to solve the circuit optimization problem with low computational costs. Precise gate level delay models guarantee meaningful results especially for high-speed logic circuits. © 1990 IEEE