COMPARISON OF WAFER SCALE INTEGRATION WITH VLSI PACKAGING APPROACHES

被引:13
作者
NEUGEBAUER, CA
CARLSON, RO
机构
来源
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY | 1987年 / 10卷 / 02期
关键词
D O I
10.1109/TCHMT.1987.1134736
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
引用
收藏
页码:184 / 189
页数:6
相关论文
共 3 条
[1]  
GRINBERG J, 1984, IEEE T COMPUT, V33, P69
[2]   THE THIN-FILM MODULE AS A HIGH-PERFORMANCE SEMICONDUCTOR PACKAGE [J].
HO, CW ;
CHANCE, DA ;
BAJOREK, CH ;
ACOSTA, RE .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1982, 26 (03) :286-296
[3]   FIGURE OF MERIT FOR IC PACKAGING [J].
KEYES, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (02) :265-266