RESISTANCE MODULATION EFFECT IN N-WELL CMOS

被引:3
作者
NIITSU, Y
SASAKI, G
NIHIRA, H
KANZAKI, K
机构
关键词
D O I
10.1109/T-ED.1985.22262
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:2227 / 2231
页数:5
相关论文
共 6 条
[1]  
ESTREICH DB, 1980, G2019 STANF EL LABS
[2]  
ESTREICH DB, 1978, IEDM
[3]   A BETTER UNDERSTANDING OF CMOS LATCH-UP [J].
HU, GJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :62-67
[4]  
PARRILO LC, 1980, IEDM
[5]  
RUNG RD, 1982, IEDM
[6]   DESIGN-MODEL FOR BULK CMOS SCALING ENABLING ACCURATE LATCHUP PREDICTION [J].
WIEDER, AW ;
WERNER, C ;
HARTER, J .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (03) :240-245