KEYNOTE PAPER - HARDWARE COMPILATION - A NEW TECHNIQUE FOR RAPID PROTOTYPING OF DIGITAL-SYSTEMS APPLIED TO SENSOR VALIDATION

被引:9
作者
HENRY, MP
机构
[1] Department of Engineering Science, Oxford, OX1 3PJ, Parks Road
关键词
FIELD PROGRAMMABLE GATE ARRAYS (FPGAS); HARDWARE COMPILATION; HANDEL; OCCAM; TRANSPUTER; SENSOR VALIDATION; UNCERTAINTY; FAULT DETECTION AND DIAGNOSIS; FIELDBUS;
D O I
10.1016/0967-0661(95)00074-5
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper provides tutorial introductions to Field-Programmable Gate Arrays (FPGAs) and the concept of hardware compilation - the translation of a high-level programming language directly into a hardware design. As an illustration, a simple stepper motor control program is presented. The research aims of the sensor validation programme are described, and the benefits of using hardware compilation techniques are presented. This leads on in the conclusion of the paper to a more general discussion of the interaction between research and technology, and in particular the influence of information technology upon control engineering.
引用
收藏
页码:907 / 924
页数:18
相关论文
共 41 条
[11]  
HOARE CAR, 1994, TRANSPUTER COMMUNICA, V2, P69
[12]  
INMOS, 1988, TRANSPUTER REFERENCE
[13]  
INMOS, 1988, OCCAM2 REFERENCE MAN
[14]  
Jones G., 1988, PROGRAMMING OCCAM2
[15]  
Kline S.J., 1953, MECH ENG, P3
[16]   INNOVATION IS NOT A LINEAR PROCESS [J].
KLINE, SJ .
RESEARCH MANAGEMENT, 1985, 28 (04) :36-45
[17]  
KNAPP S, 1990, ACCELERATE FPGA MACR
[18]  
LATTICE, 1994, LATTICE DATA BOOK 19
[19]  
Milner R., 1990, DEFINITION STANDARD
[20]  
NEUMANN P, 1994, IMPLEMENTATION SUPPO