YIELD AND PERFORMANCE ENHANCEMENT THROUGH REDUNDANCY IN VLSI AND WSI MULTIPROCESSOR SYSTEMS

被引：32

作者：

KOREN, I

PRADHAN, DK

机构：

[1] TECHNION ISRAEL INST TECHNOL,DEPT COMP SCI,IL-32000 HAIFA,ISRAEL

[2] TECHNION ISRAEL INST TECHNOL,VLSI SYST RES CTR,IL-32000 HAIFA,ISRAEL

[3] UNIV MASSACHUSETTS,DEPT ELECT & COMP ENGN,AMHERST,MA 01003

来源：

PROCEEDINGS OF THE IEEE | 1986年 / 74卷 / 05期

关键词：

COMPUTER SYSTEMS; DIGITAL; -; Multiprocessing; REDUNDANCY; RELIABILITY; Evaluation;

D O I：

10.1109/PROC.1986.13532

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Fault-tolerant architectures that use redundancy for yield and performance improvement are considered. The authors present a unified framework through which existing architectures of VLSI processor arrays incorporating fault tolerance can be analyzed and new ones suggested. Several problems related to testing and reconfiguration of these arrays are also described. Both the distributed and centralized modes of testing are discussed. The last part of the work presents analytical models for the evaluation of reliability and yield improvement through redundancy.

引用

页码：699 / 711

页数：13

共 44 条

[1]

AGRAWAL DP, 1982, COMPUTER, V15, P41, DOI 10.1109/MC.1982.1653997

[2] WAFER-SCALE INTEGRATION - FAULT-TOLERANT PROCEDURE [J].

AUBUSSON, RC ;

CATT, I .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (03) :339-344

[3]

BEAUDRY MD, 1978, IEEE T COMPUT, V27, P540, DOI 10.1109/TC.1978.1675145

[4]

Carter W. C., 1977, 7th Annual International Conference on Fault-Tolerant Computing, P117

[5] FAULT-TOLERANT 64K DYNAMIC RANDOM-ACCESS MEMORY [J].

CENKER, RP ;

CLEMONS, DG ;

HUBER, WR ;

PETRIZZI, JB ;

PROCYK, FJ ;

TROUT, GM .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) :853-860

[6]

Fortes J. A. B., 1984, Fourteenth International Conference on Fault-Tolerant Computing. Digest of Papers (Cat. No. 84CH2050-3), P386

[7]

FOSTER MJ, 1980, COMPUTER, V13, P26, DOI 10.1109/MC.1980.1653338

[8]

FUSSEL DS, 1982, 9TH P ANN S COMP ARC

[9] EMBEDDING TREE-STRUCTURES IN VLSI HEXAGONAL-ARRAYS [J].

GORDON, D ;

KOREN, I ;

SILBERMAN, GM .

IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (01) :104-107

[10]

GORDON D, FAULT TOLERANCE VLSI

← 1 2 3 4 5 →