A CONTENT ADDRESSABLE MEMORY WITH A FAULT-TOLERANCE MECHANISM

被引:4
作者
BLAIR, GM
机构
关键词
D O I
10.1109/JSSC.1987.1052780
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:614 / 616
页数:3
相关论文
共 4 条
[1]  
Aho A.V., 1983, DATA STRUCTURES ALGO
[2]   A DIGITAL POLARITY CORRELATOR WITH BUILT-IN SELF TEST AND SELF REPAIR [J].
BLACKLEY, WS ;
JACK, MA ;
JORDAN, JR .
IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (02) :42-49
[3]   A 4-KBIT ASSOCIATIVE MEMORY LSI [J].
OGURA, T ;
YAMADA, S ;
NIKAIDO, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) :1277-1282
[4]   MULTIPLE WORD-BIT LINE REDUNDANCY FOR SEMICONDUCTOR MEMORIES [J].
SCHUSTER, SE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) :698-703