MULTIPROCESSOR IMPLEMENTATION OF DIGITAL FILTERING ALGORITHMS USING A PARALLEL BLOCK PROCESSING METHOD

被引:12
作者
SUNG, WY
MITRA, SK
JEREN, B
机构
[1] SEOUL NATL UNIV, DEPT CONTROL & INSTRUMENTAT, SEOUL 151, SOUTH KOREA
[2] SEOUL NATL UNIV, AUTOMAT & SYST RES INST, HIGH SPEED PROC LAB, SEOUL 151, SOUTH KOREA
[3] UNIV CALIF SANTA BARBARA, DEPT ELECT & COMP ENGN, CTR INFORMAT PROC RES, SANTA BARBARA, CA 93106 USA
[4] UNIV ZAGREB, FAC ELECT ENGN, YU-41001 ZAGREB, CROATIA
关键词
BLOCK PROCESSING; DIGITAL FILTER; DIGITAL SIGNAL PROCESSOR; MULTIPROCESSOR; PARALLEL PROCESSING; RING NETWORK;
D O I
10.1109/71.113086
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
An efficient real-time implementation of digital filtering algorithms using a multiprocessor system in a ring network is investigated. This method is based on a parallel block processing approach, where a continuously supplied input data is divided into blocks, and the blocks are processed concurrently by being assigned to each processor in the system. This approach not only requires a simple interconnection network but also reduces significantly the number of communications among the processors. Therefore, the system is easily expandable and shows a high efficiency even in a large scale multiprocessing environment. In addition, various digital signal processing algorithms can be implemented on the same multiprocessor system. The data dependency of the blocks to be processed concurrently brings on dependency problems between the processors in the system. A systematic scheduling method has been developed by using a precedence graph for the analysis of the dependency relation. Methods for solving the dependency problems between the processors are also investigated to increase the number of processors which can be used efficiently. Implementation procedures and results for FIR, recursive, and adaptive filtering algorithms are illustrated. This method has been successfully tested on the SABRINA (Santa Barbara Ring Network Architecture) multiprocessor system developed in the University of California, Santa Barbara.
引用
收藏
页码:110 / 120
页数:11
相关论文
共 25 条
[1]   TWO-DIMENSIONAL BLOCK PROCESSORS - STRUCTURES AND IMPLEMENTATIONS [J].
AZIMISADJADI, MR ;
KING, RA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (01) :42-50
[2]   PARALLEL AND PIPELINE ARCHITECTURES FOR 2-D BLOCK PROCESSING [J].
AZIMISADJADI, MR ;
ROSTAMPOUR, AR .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (03) :443-448
[3]   APPROACH TO IMPLEMENTATION OF DIGITAL-FILTERS USING MICROPROCESSORS [J].
BRAFMAN, JP ;
SZCZUPAK, J ;
MITRA, SK .
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1978, 26 (05) :442-446
[4]   ANALYSIS OF LINEAR DIGITAL NETWORKS [J].
CROCHIERE, RE ;
OPPENHEIM, AV .
PROCEEDINGS OF THE IEEE, 1975, 63 (04) :581-595
[5]  
GAJSKI DD, 1981, IEEE T COMPUT, V30, P190, DOI 10.1109/TC.1981.1675755
[6]  
GASS W, 1986, APR P IEEE INT C AC, P2887
[7]   A 32-BIT VLSI DIGITAL SIGNAL PROCESSOR [J].
HAYS, WP ;
KERSHAW, RN ;
BAYS, LE ;
BODDIE, JR ;
FIELDS, EM ;
FREYMAN, RL ;
GAREN, CJ ;
HARTUNG, J ;
KLINKOWSKI, JJ ;
MILLER, CR ;
MONDAL, K ;
MOSCOVITZ, HS ;
ROTBLUM, Y ;
STOCKER, WA ;
TOW, J ;
TRAN, LV .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) :998-1004
[8]  
Hockney R., 1981, PARALLEL COMPUTERS
[9]  
Hwang K., 1984, COMPUTER ARCHITECTUR
[10]  
JEREN B, 1988, APR P IEEE INT S CIR, P815