A 700-MHZ SWITCHED-CAPACITOR ANALOG WAVE-FORM SAMPLING CIRCUIT

被引:21
作者
HALLER, GM [1 ]
WOOLEY, BA [1 ]
机构
[1] STANFORD UNIV, CTR INTEGRATED SYST, STANFORD, CA 94305 USA
关键词
D O I
10.1109/4.280700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Analog switched-capacitor memory circuits are suitable for use in a wide range of applications where analog waveforms must be captured or delayed, such as the recording of pulse echo events and pulse shapes. Analog sampling systems based on switched-capacitor techniques offer performance superior to that of flash A/D converters and charge-coupled devices with respect to cost, density, dynamic range, sampling speed, and power consumption. This paper proposes an architecture with which sampling frequencies of several hundred megahertz can be achieved using conventional CMOS technology. Issues concerning the design and implementation of an analog memory circuit based on the proposed architecture are presented. An experimental two-channel memory with 32 sampling cells in each channel has been integrated in a 2-mum CMOS technology with poly-to-poly capacitors. The measured nonlinearity of this prototype is 0.03% for a 2.5 V input range, and the memory cell gain matching is 0.01% rms. The dynamic range of the memory exceeds 12 b for a sampling frequency of 700 MHz. The power dissipation for one channel operated from a single +5 V supply is 2 mW.
引用
收藏
页码:500 / 508
页数:9
相关论文
共 25 条
[1]  
ARAI Y, 1988, JUN S VLSI CIRC, P121
[2]   SIMULATING AND TESTING OVERSAMPLED ANALOG-TO-DIGITAL CONVERTERS [J].
BOSER, BE ;
KARMANN, KP ;
MARTIN, H ;
WOOLEY, BA .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (06) :668-674
[3]   RANDOM-ACCESS ANALOG MEMORY FOR EARLY VISION [J].
FRANCHI, E ;
TARTAGNI, M ;
GUERRIERI, R ;
BACCARANI, G .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (07) :1105-1109
[4]   PERFORMANCE REPORT FOR STANFORD SLAC MICROSTORE ANALOG MEMORY UNIT [J].
FREYTAG, DR ;
WALKER, JT .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1985, 32 (01) :622-625
[5]   MOS OPERATIONAL-AMPLIFIER DESIGN - A TUTORIAL OVERVIEW [J].
GRAY, PR ;
MEYER, RG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (06) :969-982
[6]   PERFORMANCE REPORT FOR STANFORD/SLAC MULTICHANNEL SAMPLE-AND-HOLD DEVICE [J].
HALLER, GM ;
FREYTAG, DR ;
WALKER, JT ;
CHAE, SI .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (01) :221-225
[7]  
HALLER GM, 1994, THESIS STANFORD U
[8]   A NOVEL READOUT CHIP FOR SILICON STRIP DETECTORS WITH ANALOG PIPELINE AND DIGITALLY CONTROLLED ANALOG SIGNAL-PROCESSING [J].
HORISBERGER, R ;
PITZL, D .
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1993, 326 (1-2) :92-99
[9]   A 4096 CELL SWITCHED CAPACITOR ANALOG WAVE-FORM STORAGE INTEGRATED-CIRCUIT [J].
KLEINFELDER, SA .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1990, 37 (03) :1230-1236
[10]   CHARACTERIZATION AND MODELING OF MISMATCH IN MOS-TRANSISTORS FOR PRECISION ANALOG DESIGN [J].
LAKSHMIKUMAR, KR ;
HADAWAY, RA ;
COPELAND, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :1057-1066