RANDOM-ACCESS ANALOG MEMORY FOR EARLY VISION

被引：8

作者：

FRANCHI, E

TARTAGNI, M

GUERRIERI, R

BACCARANI, G

机构：

[1] Dipartimento di Elettronica, Informatica e Sistemistica, Universitá di Bologna

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1992年 / 27卷 / 07期

关键词：

D O I：

10.1109/4.142610

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An analog frame buffer suitable for early-vision processing is described. It has been fabricated using digital 1.6-mu-m CMOS technology..A novel architecture is presented to compensate the effect of parameter mismatch. The chip stores an image for a time frame of 1/30 s with an equivalent precision of more than 6 b. The array size is 32 x 32 and the cell dimension is 30.8-mu-m x 40-mu-m. Power consumption is below 30 mW and the chip requires a bias supply of 5 V.

引用

收藏

页码：1105 / 1109

页数：5

相关论文

共 17 条

[1] SEMIPARALLEL MICROELECTRONIC IMPLEMENTATION OF NEURAL NETWORK MODELS USING CCD TECHNOLOGY [J].

AGRANAT, A ;

YARIV, A .

ELECTRONICS LETTERS, 1987, 23 (11) :580-581

[2] SELFREFRESHING ANALOG MEMORY CELL FOR VARIABLE SYNAPTIC WEIGHTS [J].

CASTELLO, R ;

CAVIGLIA, DD ;

FRANCIOTTA, M ;

MONTECCHI, F .

ELECTRONICS LETTERS, 1991, 27 (20) :1871-1873

[3] DESIGN OF A LOW-POWER 32K CMOS PROGRAMMABLE DELAY-LINE MEMORY [J].

DEJHAN, K ;

DEMASSIEUX, N ;

COLAVIN, O ;

GALISSON, A ;

ARTIERI, A ;

JUTAND, F .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :234-238

[4] IMPLEMENTATION OF A LEARNING KOHONEN NEURON BASED ON A NEW MULTILEVEL STORAGE TECHNIQUE [J].

HOCHET, B ;

PEIRIS, V ;

ABDO, S ;

DECLERCQ, MJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) :262-267

[5]

Horn B., 1986, ROBOT VISION, DOI DOI 10.1137/1030032

[6] AN ACTIVE RESISTOR NETWORK FOR GAUSSIAN FILTERING OF IMAGES [J].

KOBAYASHI, H ;

WHITE, JL ;

ABIDI, AA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (05) :738-748

[7]

Kramer A., 1989, International Electron Devices Meeting 1989. Technical Digest (Cat. No.89CH2637-7), P259, DOI 10.1109/IEDM.1989.74274

[8]

MEAD C, 1988, ANALOG VLSI NEURAL S

[9] A SILICON MODEL OF EARLY VISUAL PROCESSING [J].

MEAD, CA ;

MAHOWALD, MA .

NEURAL NETWORKS, 1988, 1 (01) :91-97

[10] MATCHING PROPERTIES OF MOS-TRANSISTORS [J].

PELGROM, MJM ;

DUINMAIJER, ACJ ;

WELBERS, APG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440