FET SCALING IN DOMINO CMOS GATES

被引:31
作者
SHOJI, M
机构
关键词
D O I
10.1109/JSSC.1985.1052438
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1067 / 1071
页数:5
相关论文
共 11 条
[1]  
BLAHUT DE, 1982, FEB COMPCON SAN FRAN
[2]  
BREWS JR, 1981, APPL SOLID STATE S S, V2
[3]  
COOPER JA, 1977, FEB ISSCC 77, P138
[4]   NORA - A RACEFREE DYNAMIC CMOS TECHNIQUE FOR PIPELINED LOGIC STRUCTURES [J].
GONCALVES, NF ;
DEMAN, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (03) :261-266
[5]   HIGH-SPEED COMPACT CIRCUITS WITH CMOS [J].
KRAMBECK, RH ;
LEE, CM ;
LAW, HFS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) :614-619
[6]  
LAW HFS, 1982, SEP P IEEE INT C CIR, P161
[7]  
LOPEZ AD, 1980, FEB ISSCC 80, P212
[8]  
NAGEL LW, 1975, ERIM520 U CAL TECH M
[9]  
Parrillo L. C., 1982, International Electron Devices Meeting. Technical Digest, P706
[10]  
SHOJI M, 1982, SEP P ICCC, P112