AN ANALYTICAL DELAY EXPRESSION FOR SOURCE-COUPLED FET LOGIC (SCFL) INVERTERS

被引：18

作者：

SANO, E

MURATA, K

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1995年 / 42卷 / 04期

关键词：

D O I：

10.1109/16.372085

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An analytical delay expression for SCFL inverters is proposed based on a transfer function method. Good agreement is obtained between the measured and calculated propagation delays for an SCFL inverter with 0.2-mu m gate-length GaAs MESFET's.

引用

页码：785 / 786

页数：2

共 6 条

[1] METHOD OF ESTIMATING DELAY IN SWITCHING CIRCUITS + FIGURE OF MERIT OF SWITCHING TRANSISTOR [J].

ASHAR, KG .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1964, ED11 (11) :497-&

[2] AN APPROPRIATE DEVICE FIGURE OF MERIT FOR BIPOLAR CML [J].

GREENEICH, EW .

IEEE ELECTRON DEVICE LETTERS, 1991, 12 (01) :18-20

[3]

Tien P. K., 1990, International Journal of High Speed Electronics, V1, P101, DOI 10.1142/S012915649000006X

[4]

TOGASHI M, UNPUB

[5]

YAMANE Y, 1991, IEEE MTT S, P513

[6]

[No title captured]

← 1 →