AVPGEN - A TEST GENERATOR FOR ARCHITECTURE VERIFICATION

被引：47

作者：

CHANDRA, A

IYENGAR, V

JAMESON, D

JAWALEKAR, R

NAIR, I

ROSEN, B

MULLEN, M

YOON, J

ARMONI, R

GEIST, D

WOLFSTHAL, Y

机构：

[1] IBM CORP,DIV RES,THOMAS J WATSON RES CTR,YORKTOWN HTS,NY 10598

[2] IBM CORP,DIV SYST TECHNOL & ARCHITECTURE,POUGHKEEPSIE,NY 12602

[3] IBM CORP,SCI & TECHNOL,HAIFA RES LAB,HAIFA,ISRAEL

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 1995年 / 3卷 / 02期

关键词：

D O I：

10.1109/92.386220

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a system (AVPGEN) for generating tests (called architecture verification programs or AVP's) to check the conformance of processor designs to the specified architecture. To generate effective tests, AVPGEN uses novel concepts like symbolic execution and constraint solving, along with various biasing techniques, Unlike many earlier systems that make biased random choices, AVPGEN often chooses intermediate or final values and then solves for initial values that can lead to the desired values. A language called SIGL (symbolic instruction graph language) is provided in AVPGEN for the user to specify templates with symbolic constraints. The combination of user-specified constraints and the biasing functions is used to focus the tests on conditions that are interesting in that they are likely to activate various kinds of bugs. The system has been used successfully to debug many S/390 processors and is an integral part of the design process for these processors.

引用

页码：188 / 200

页数：13

共 16 条

[1]

Ackerman D.F., Decker M.H., Gosselin J.J., Lasko K.M., Mullen M.P., Rosa R.E., Valera E.V., Wile B., Simulation of IBM Enterprise System/9000 models 820 and 900, IBM J. Res. Develop., 36, 4, pp. 751-764, (1992)

[2]

Aharon A., Bar-David A., Dorfman B., Gofman E., Leibowitz M., Schwartzburd V., Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator, IBM Syst. J., 30, 4, pp. 527-538, (1991)

[3]

Alter J.I., DACCT—Dynamic access testing of IBM large systems, Proc. IEEE Int. Conf. Comput. Des., pp. 240-244, (1992)

[4]

Beizer B., Chapter 6. Domain testing, Software Testing Techniques. New York: Van Nostrand-Reinhold, (1990)

[5]

Chandra A.K., Iyengar V.S., Constraint solving for test case generation—A technique for high level design verification, Proc. IEEE Int. Conf. Comput. Des., pp. 245-248, (1992)

[6]

Chandra A.K., Iyengar V.S., Jawalekar R.V., Mullen M.P., Nair I., Rosen B.K., Architectural verification of processors using symbolic instruction graphs, Proc. IEEE Int. Conf. Comput. Des., pp. 454-459, (1994)

[7]

Cormen T.H., Leiserson C.E., Rivest R.L., Introduction to Algorithms. Cambridge, (1990)

[8]

Heller D., Motif Programming Manual. Sebastopol, (1991)

[9]

Jones D., Yang R., Kwong M., Harper G., Verification techniques for a MIPS compatible embedded control processor, Proc. IEEE Int. Conf Comput. Des., pp. 329-332, (1991)

[10]

Joyce J.J., Formal verification and implementation of a microprocessor, VLSI Specification, pp. 129-157, (1988)

← 1 2 →