LAMP - LOGIC-CIRCUIT SIMULATORS

被引：21

作者：

CHAPPELL, SG ^{[1
]}

ELMENDORF, CH ^{[1
]}

SCHMIDT, LD ^{[1
]}

机构：

[1] BELL TEL LABS INC, MURRAY HILL, NJ 07974 USA

来源：

BELL SYSTEM TECHNICAL JOURNAL | 1974年 / 53卷 / 08期

关键词：

D O I：

10.1002/j.1538-7305.1974.tb02800.x

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1451 / 1476

页数：26

共 14 条

[1] DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS [J].

ARMSTRONG, DB .

IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (05) :464-+

[2] REVISED REPORT ON THE ALGORITHMIC LANGUAGE ALGOL-60 [J].

BACKUS, JW ;

BAUER, FL ;

GREEN, J ;

KATZ, C ;

MCCARTHY, J ;

PERLIS, AJ ;

RUTISHAUSER, H ;

SAMELSON, K ;

VAUQUOIS, B ;

WEGSTEIN, JH ;

VANWIJNGAARDEN, A ;

WOODGER, M .

COMMUNICATIONS OF THE ACM, 1963, 6 (01) :1-17

[3]

CHANG HY, 1974, AT&T TECH J, V53, P1431

[4]

CHAPPELL SG, 1974, IEEE T COMPUT, VC23

[5]

CHAPPELL SG, 1974, AT&T TECH J, V53, P1477

[6]

CHAPPELL SG, 1971, FAL P JOINT COMP C A, P651

[7]

FLOMENHOFT MJ, 1970, P SHAREACMIEEE DESIG, P128

[8]

Gries D., 1971, COMPILER CONSTRUCTIO

[9]

HALLIN TG, 1974, AT&T TECH J, V53, P1535

[10] DESIGN AND USE OF FAULT SIMULATION FOR SATURN COMPUTER DESIGN [J].

HARDIE, FH ;

SUHOCKI, RJ .

IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (04) :412-&

← 1 2 →