学术探索
学术期刊
新闻热点
数据分析
智能评审

DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS

被引：99
作者：
ARMSTRONG, DB
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1972年 / C 21卷 / 05期
关键词：
D O I：
10.1109/T-C.1972.223542
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：464 / +
页数：1
相关论文
共 9 条
[1]   ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC NETS [J].
ARMSTRONG, DB .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01) :66-+
[2]   FUNCTIONAL PARTITIONING AND SIMULATION OF DIGITAL CIRCUITS [J].
BREUER, MA .
IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (11) :1038-&
[3]  
CHANG HY, 1970, FAULT DIAGNOSIS DIGI
[4]  
HARDIE FH, 1966, WESCON TECH PAPER 4, V10, P1
[5]   PROGRAMMED ALGORITHMS TO COMPUTE TESTS TO DETECT AND DISTINGUISH BETWEEN FAILURES IN LOGIC CIRCUITS [J].
ROTH, JP ;
BOURICIUS, WG ;
SCHNEIDER, PR .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (05) :567-+
[6]   ON AN IMPROVED DIAGNOSIS PROGRAM [J].
SESHU, S .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (01) :76-&
[7]  
SZYGENDA SA, 1970, 1970 SPRING JOINT CO, V36, P207
[8]  
ULRICH EG, 1967, P IEE COMPUTER TECHN, P9
[9]  
YETTER IH, 1968, P ASS COMPUT MACH NA, P265
1