QUADRUPLE-WELL CMOS FOR VLSI TECHNOLOGY

被引:16
作者
CHEN, JYT
机构
关键词
D O I
10.1109/T-ED.1984.21630
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:910 / 919
页数:10
相关论文
共 22 条
[1]  
ADAMS JR, 1979, JUL IEEE NUCL SPAC R
[2]   TEM STUDY OF THE 2-STEP ANNEALING OF ARSENIC-IMPLANTED (100) SILICON [J].
ALESSANDRINI, EI ;
CHU, WK ;
POPONIAK, MR .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1979, 16 (02) :342-344
[3]  
Chen J. Y., 1983, International Electron Devices Meeting 1983. Technical Digest, P526
[4]  
Chen J. Y., 1982, International Electron Devices Meeting. Technical Digest, P791
[5]  
CHEN JY, 1983, IEEE T ELECTRON DEVI, V30
[6]  
CHIN DJ, 1981, SUPRA STANFORD U PRO
[7]  
CHWANG R, 1981, VLSI DESIGN, P42
[8]  
Combs S. R., 1981, International Electron Devices Meeting, P346
[9]   PREVENTION OF CMOS LATCH-UP BY GOLD DOPING [J].
DAWES, WR ;
DERBENWICK, GF .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1976, 23 (06) :2027-2030
[10]  
Estreich D. B., 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-1, P157, DOI 10.1109/TCAD.1982.1270006