DESIGN OF PARASITIC-INSENSITIVE BILINEAR-TRANSFORMED ADMITTANCE-SCALED (BITAS) SC LADDER FILTERS

被引：8

作者：

HOKENEK, E

MOSCHYTZ, GS

机构：

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1983年 / 30卷 / 12期

关键词：

D O I：

10.1109/TCS.1983.1085320

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：873 / 888

页数：16

共 20 条

[11]

LEE MS, 1981, IEEE T CIRCUITS SYST, V28, P811, DOI 10.1109/TCS.1981.1085051

MARTIN, K ;

SEDRA, AS .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (06) :469-475

MARTIN, K .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (04) :237-244

[14]

MOSCHYTZ GS, 1974, LINEAR INTEGRATED NE

[15]

SCANLAN JO, 1981, IEEE T CAS, V28, P85

[16]

SIGNELL S, 1981, OCT P JOURN EL LAUS, P295

[17] SWITCHED-CAPACITOR BUILDING-BLOCKS [J].

SZENTIRMAI, G ;

TEMES, GC .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (06) :492-501

[18] SWITCHED-CAPACITOR FILTER DESIGN USING THE BILINEAR Z-TRANSFORM [J].

TEMES, GC ;

ORCHARD, HJ ;

JAHANBEGLOO, M .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (12) :1039-1044

[19]

YOSHIHIRO M, 1977, IEEE INT S CIRCUITS

[20]

Zverev A I., 1967, HDB FILTER SYNTHESIS