IMPLEMENTATION OF A VITERBI PROCESSOR FOR A DIGITAL-COMMUNICATIONS SYSTEM WITH A TIME-DISPERSIVE CHANNEL

被引：6

作者：

FRENETTE, NJP

MCLANE, PJ

PEPPARD, LE

COTTER, F

机构：

来源：

关键词：

D O I：

10.1109/JSAC.1986.1146284

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：160 / 167

页数：8

共 9 条

[1] A SYNCHRONOUS APPROACH FOR CLOCKING VLSI SYSTEMS [J].

ANCEAU, F .

[2]

CROZIER S, 1982, OCT P MIL COMM C BOS

[3]

CROZIER S, 1981, CAN ELEC ENG J, V6

[4] VITERBI ALGORITHM [J].

FORNEY, GD .

[5]

Hayes J., 1975, COMMUN SOC, V13, P15, DOI [10.1109/MCOMD.1975.1089009, DOI 10.1109/MCOMD.1975.1089009]

[6]

HOEFFLINGER B, 1984, 1984 P CUST IC C ROC, P124

[7] MINIMUM PROPAGATION DELAYS IN VLSI [J].

MEAD, C ;

REM, M .

[8]

Mead C., 1980, INTRO VLSI SYSTEMS

UNGERBOECK, G .