THE FUTURE OF AUTOMATION FOR HIGH-VOLUME WAFER FABRICATION AND ASIC MANUFACTURING

被引：18

作者：

HUGHES, RA ^{[1
]}

SHOTT, JD ^{[1
]}

机构：

[1] STANFORD UNIV,CTR INTEGRATED SYST,INTEGRATED CIRCUITS LAB,STANFORD,CA 94305

来源：

关键词：

D O I：

10.1109/PROC.1986.13691

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1775 / 1793

页数：19

共 32 条

[1] MODELS FOR COMPUTER-SIMULATION OF COMPLETE IC FABRICATION PROCESS
ANTONIADIS, DA
DUTTON, RW
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) : 490 - 500
[2] CASTAM - A PROCESS VARIATION ANALYSIS SIMULATOR FOR MOS LSIS
AOKI, Y
TOYABE, T
ASAI, S
HAGIWARA, T
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (10) : 1462 - 1467
[3] BARKER RD, 1983, COMPUT DES JUN
[4] BAUDIN M, 1985, CIM REV SUM, P51
[5] BEUHLER MG, 1980, J ELECTROCHEM SO OCT, P2284
[6] PALLADIO - AN EXPLORATORY ENVIRONMENT FOR CIRCUIT-DESIGN
BROWN, H
TONG, C
FOYSTER, G
[J]. COMPUTER, 1983, 16 (12) : 41 - 56
[7] BURGER RM, 1985, SCR S85004 SEM RES C, V3
[8] BURGGRAAF P, 1985, SEMICONDUCTOR IN OCT, P88
[9] CAMPBELL DM, 1984, SEMICOND INT JUN
[10] COX P, 1983, DEC INT EL DEV M, P242