CONFIGURATION OF VLSI ARRAYS IN THE PRESENCE OF DEFECTS

被引：63

作者：

GREENE, JW

ELGAMAL, A

机构：

来源：

关键词：

D O I：

10.1145/1634.2377

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：694 / 717

页数：24

共 28 条

[1] WAFER-SCALE INTEGRATION - FAULT-TOLERANT PROCEDURE [J].

AUBUSSON, RC ;

CATT, I .

[2]

Bilardi G., 1981, VLSI Systems and Computations. CMU Conference on VLSI Systems and Computations, P81

[3]

Broadbent S. R., 1957, P CAMBRIDGE PHIL SOC, V53, P629, DOI [DOI 10.1017/S0305004100032680, 10.1017/S030500410003 2680]

[4]

Doob J. L., 1953, STOCHASTIC PROCESSES, V101

[5]

FELLER W, 1971, INTRO PROBABILITY TH, V2, P194

FRISCH, HL ;

HAMMERSLEY, JM ;

WELSH, DJA .

PHYSICAL REVIEW, 1962, 126 (03) :949-&

[7]

Fussell D., 1982, 9th Annual Symposium on Computer Architecture, P190

[8]

GALLAGER RG, 1968, INFORMATION THEORY R, P126

[9]

GREENE J, 1983, THESIS STANFORD U ST

[10]

GREENE JW, UNPUB CONFIGURATIO 2