VERTICAL ISOLATION IN SHALLOW N-WELL CMOS CIRCUITS

被引:2
作者
LEWIS, AG
MARTIN, RA
CHEN, JY
HUANG, TY
KOYANAGI, M
机构
关键词
D O I
10.1109/EDL.1987.26568
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:107 / 109
页数:3
相关论文
共 8 条
[1]  
APPELS JA, 1970, PHILIPS RES REP, V25, P118
[2]   SHALLOW PARA-WELLS FOR FINE DIMENSION CMOS CIRCUITS [J].
LEWIS, AG ;
PARTRIDGE, SL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (12) :1680-1693
[3]  
LEWIS AG, 1986 S VLSI, P23
[4]  
LEWIS AG, 1986, 16TH EUR SOL STAT DE
[5]  
MARTIN RA, 1985 IEDM, P403
[6]  
PAYNE RS, 1980 IEDM, P248
[7]   A RETROGRADE P-WELL FOR HIGHER DENSITY CMOS [J].
RUNG, RD ;
DELLOCA, CJ ;
WALKER, LG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) :1115-1119
[8]  
1984, SUPREM 3 ONE DIMENSI