SHALLOW PARA-WELLS FOR FINE DIMENSION CMOS CIRCUITS

被引:8
作者
LEWIS, AG
PARTRIDGE, SL
机构
关键词
D O I
10.1109/T-ED.1983.21431
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1680 / 1693
页数:14
相关论文
共 11 条
[1]  
DANG LM, 1979, IEEE J SOLID-ST CIRC, V14, P358
[2]  
DENNARD RH, 1974, IEEE J SOLID STATE C, V9, P1059
[3]   AN ANALYSIS OF THE MODES OF OPERATION OF PARASITIC SCRS [J].
DRESSENDORFER, PV ;
OCHOA, A .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1981, 28 (06) :4288-4291
[4]  
MOTTA RF, 1980, IEEE J SOLID-ST CIRC, V15, P624, DOI 10.1109/JSSC.1980.1051446
[5]   CASMOS - AN ACCURATE MOS MODEL WITH GEOMETRY-DEPENDENT PARAMETERS .1. [J].
OAKLEY, RE ;
HOCKING, RJ .
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1981, 128 (06) :239-247
[6]   LATCH-UP CONTROL IN CMOS INTEGRATED-CIRCUITS [J].
OCHOA, A ;
DAWES, W ;
ESTREICH, D .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1979, 26 (06) :5065-5068
[7]   A RETROGRADE P-WELL FOR HIGHER DENSITY CMOS [J].
RUNG, RD ;
DELLOCA, CJ ;
WALKER, LG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) :1115-1119
[8]  
SABNIS AG, 1979, IEDM TECH DIG, P18
[9]   NUMERICAL-MODEL OF AVALANCHE BREAKDOWN IN MOSFETS [J].
TOYABE, T ;
YAMAGUCHI, K ;
ASAI, S ;
MOCK, MS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (07) :825-832
[10]   LOW-LEVEL AVALANCHE MULTIPLICATION IN IGFETS [J].
TROUTMAN, RR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (04) :419-425