FUNCTIONALLY SEPARATED, MULTIPLE-VALUED CONTENT-ADDRESSABLE MEMORY AND ITS APPLICATIONS

被引:12
作者
HANYU, T [1 ]
ARAGAKI, S [1 ]
HIGUCHI, T [1 ]
机构
[1] NEC CORP LTD,KANAGAWA 229,JAPAN
来源
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 1995年 / 142卷 / 03期
关键词
CONTEXT-ADDRESSABLE MEMORY; FLOATING-GATE MOS; LOGIC-VALVE CONVERSION; MULTIPLE-VALVED LOGIC; RELATIONAL SEARCH; THRESHOLD FUNCTION;
D O I
10.1049/ip-cds:19951949
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A design of a high-density multiple-valued content-addressable memory (MVCAM) is presented. The key concept of the proposed MVCAM is a functionally separated configuration in which the cell functions are split into two basic parts: a threshold function and logic-value conversion. Complicated search operations are Synthesised by the combination of these two basic functions, The circuit for logic-value conversion is designed by a binary-to-multiple-valued encoder as a peripheral circuit. Input data are encoded by the logic-value conversion and are distributed to each CAM cell, A CAM cell for performing the threshold function is simply designed using one floating-gate MOS transistor. Separating the complex search operations into the threshold function and the logic-value conversion, a simple CAM cell can be achieved. As a result, it is estimated that a 1 Mbit four-valued CAM can be implemented using conventional flash EEPROM technologies and is useful in two typical applications.
引用
收藏
页码:165 / 172
页数:8
相关论文
共 12 条
[1]  
ARAGAKI S, 1993, T I ELECTRON INF C C, V76, P1649
[2]  
CHISVIN L, 1989, COMPUTER JUL, P51
[3]  
HANYU T, 1990, 20TH P IEEE INT S MV, P18
[4]  
HANYU T, 1993, FEB ISSCC, P134
[5]  
HANYU T, 1991, 21ST P IEEE INT S MV, P24
[6]  
HERRMANN FP, 1992, IEEE MICRO, P31
[7]   AN EXPERIMENTAL 4-MB FLASH EEPROM WITH SECTOR ERASE [J].
MCCONNELL, M ;
ASHMORE, B ;
BUSSEY, R ;
GILL, M ;
LIN, SW ;
MCELROY, D ;
SCHRECK, JF ;
SHAH, P ;
STIEGLER, H ;
TRUONG, P ;
ESQUIVEL, AL ;
PATERSON, J ;
RIEMENSCHNEIDER, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) :484-491
[8]   A 20-KBIT ASSOCIATIVE MEMORY LSI FOR ARTIFICIAL-INTELLIGENCE MACHINES [J].
OGURA, T ;
YAMADA, J ;
YAMADA, SI ;
TANNO, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) :1014-1020
[9]   A SPECIAL-PURPOSE CONTENT ADDRESSABLE MEMORY CHIP FOR REAL-TIME IMAGE-PROCESSING [J].
SHIN, YC ;
SRIDHAR, R ;
DEMJANENKO, V ;
PALUMBO, PW ;
SRIHARI, SN .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (05) :737-744
[10]  
SMITH KC, 1988, COMPUTER APR, P17