A 3.2-GHZ 2ND-ORDER DELTA-SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY

被引:64
作者
JENSEN, JF
RAGHAVAN, G
COSAND, AE
WALDEN, RH
机构
[1] Hughes Research Laboratories, Malibu
关键词
D O I
10.1109/4.466070
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a second-order delta-sigma (Delta Sigma) modulator fabricated in a 70 GHz (f(T)), 90 GHz (f(max)) AlInAs/GaInAs heterojunction bipolar transistor (HBT) process on InP substrates, The modulator is a continuous time, fully differential circuit operated from +/-5 volt supplies and dissipates 1 W. At a sample rate of 3.2 GHz and a signal bandwidth of 50 MHz (OSR = 32 100 MSPS Nyquist rate) the modulator demonstrates a Spur Free Dynamic Range (SFDR) of 71 dB (12-b dynamic range), The modulator achieves the ideal signal-to-noise ratio (SNR) of 55 dB for a second-order modulator at an oversampling ratio (OSR) of 32, The design of a digital decimation filter for this modulator is complete and the filter is currently in fabrication in the same technology, This work demonstrates the first Delta Sigma modulator in III-V technology with ideal performance and provides the foundation for extending the use of Delta Sigma modulator analog-to digital converters (ADC's) to radio frequencies (RF).
引用
收藏
页码:1119 / 1127
页数:9
相关论文
共 16 条
[11]   A 12-BIT SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTER WITH A 15-MHZ CLOCK RATE [J].
KOCH, R ;
HEISE, B ;
ECKBAUER, F ;
ENGELHARDT, E ;
FISHER, JA ;
PARZEFALL, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :1003-1010
[12]   HETEROSTRUCTURE BIPOLAR-TRANSISTORS AND INTEGRATED-CIRCUITS [J].
KROEMER, H .
PROCEEDINGS OF THE IEEE, 1982, 70 (01) :13-25
[13]  
NARY KR, 1994, IEEE GAAS IC S PHILA, P232
[14]  
STANCHINA WE, 1993, MATER RES SOC SYMP P, V300, P29, DOI 10.1557/PROC-300-29
[15]  
TREADWAY RL, 1989, IEEE CIRCUITS DE MAR, V27, P21
[16]  
WILLIAMS L, 1989, MIDAS USER MANUAL VE