CIRCUIT ANALYSIS AND OPTIMIZATION DRIVEN BY WORST-CASE DISTANCES

被引:118
作者
ANTREICH, KJ
GRAEB, HE
WIESER, CU
机构
[1] Institute of Electronic Design Automation, Technical University of Munich
关键词
D O I
10.1109/43.273749
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a new methodology for integrated circuit design considering the inevitable manufacturing and operating tolerances is presented. It is based on a new concept for specification analysis that provides exact worst-case transistor model parameters and exact worst-case operating conditions. Corresponding worst-case distances provide a key measure for the performance, the yield, and the robustness of a circuit. A new deterministic method for parametric circuit design that is based on worst-case distances is presented: It comprises nominal design, worst-case analysis, yield optimization, and design centering. In contrast to current approaches, it uses standard circuit simulators and at the same time considers deterministic design parameters of integrated circuits at reasonable computational costs. The most serious disadvantage of geometric approaches to design centering is eliminated, as the method's complexity increases only linearly with the number of design variables.
引用
收藏
页码:57 / 71
页数:15
相关论文
共 36 条
  • [1] THE ELLIPSOIDAL TECHNIQUE FOR DESIGN CENTERING AND REGION APPROXIMATION
    ABDELMALEK, HL
    HASSAN, AKSO
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (08) : 1006 - 1014
  • [2] Anderson TW, 1958, INTRO MULTIVARIATE S
  • [3] ANTREICH K, 1982, IEEE T COMPUT AID D, V29, P85
  • [4] ANTREICH K, 1991, P IMACS WORLD C APPL, P176
  • [5] ANTREICH K, 1991, P IEEE ICCAD, P166
  • [6] NOMINAL DESIGN OF INTEGRATED-CIRCUITS ON CIRCUIT LEVEL BY AN INTERACTIVE IMPROVEMENT METHOD
    ANTREICH, KJ
    LEIBNER, P
    PORNBACHER, F
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (12): : 1501 - 1511
  • [7] OPTIMAL CENTERING, TOLERANCING, AND YIELD DETERMINATION VIA UPDATED APPROXIMATIONS AND CUTS
    BANDLER, JW
    ABDELMALEK, HL
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (10): : 853 - 871
  • [8] CIRCUIT OPTIMIZATION - THE STATE OF THE ART
    BANDLER, JW
    CHEN, SH
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1988, 36 (02) : 424 - 443
  • [9] INTEGRATED-CIRCUIT DESIGN OPTIMIZATION USING A SEQUENTIAL STRATEGY
    BERNARDO, MC
    BUCK, R
    LIU, LS
    NAZARET, WA
    SACKS, J
    WELCH, WJ
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 361 - 372
  • [10] A SURVEY OF OPTIMIZATION TECHNIQUES FOR INTEGRATED-CIRCUIT DESIGN
    BRAYTON, RK
    HACHTEL, GD
    SANGIOVANNIVINCENTELLI, AL
    [J]. PROCEEDINGS OF THE IEEE, 1981, 69 (10) : 1334 - 1362