LOW-TEMPERATURE CMOS 8X8 BIT MULTIPLIERS WITH SUB-10-NS SPEEDS

被引:18
作者
HANAMURA, S
AOKI, M
MASUHARA, T
MINATO, O
SAKAI, Y
HAYASHIDA, T
机构
关键词
D O I
10.1109/T-ED.1987.22890
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:94 / 100
页数:7
相关论文
共 11 条
[1]  
AOKI M, 1986, IEEE DEVICE, V34, P8
[2]   TEMPERATURE-DEPENDENCE OF LATCHUP IN CMOS CIRCUITS [J].
DOOLEY, JG ;
JAEGER, RC .
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (02) :41-43
[3]   VERY SMALL MOSFETS FOR LOW-TEMPERATURE OPERATION [J].
GAENSSLEN, FH ;
RIDEOUT, VL ;
WALKER, EJ ;
WALKER, JJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (03) :218-229
[4]  
GAENSSLEN FH, 1977, IEDM, P520
[5]  
HANAMURA S, 1983, S VLSI TECHNOL, P46
[6]   SIMPLE ANALYTICAL MODELS FOR THE TEMPERATURE-DEPENDENT THRESHOLD BEHAVIOR OF DEPLETION-MODE DEVICES [J].
JAEGER, RC ;
GAENSSLEN, FH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :423-430
[7]  
Meguro S., 1984, International Electron Devices Meeting. Technical Digest (Cat. No. 84CH2099-0), P59
[8]  
OOSAKA F, 1978, FUJITSU SCI TECH J, P53
[10]  
YAMAMOTO S, 1985, ISSCC, P58