SIMPLE BINARY RANDOM NUMBER GENERATOR

被引：19

作者：

BELLIDO, MJ

ACOSTA, AJ

VALENCIA, M

BARRIGA, A

HUERTAS, JL

机构：

[1] UNIV SEVILLE,DEPT INGN SISTEMAS ELECT & AUTOMAT,SEVILLE,SPAIN

[2] UNIV SEVILLE,DEPT ELECTR & ELECTROMAGNETISMO,SEVILLE,SPAIN

来源：

ELECTRONICS LETTERS | 1992年 / 28卷 / 07期

关键词：

LATCHES; INTEGRATED CIRCUITS;

D O I：

10.1049/el:19920389

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A random number generator based on forcing metastable operation in a CMOS latch is presented. Sequences produced by this generator have passed standard tests, exhibiting a reasonable random behaviour.

引用

页码：617 / 618

页数：2

共 5 条

[1] PARALLEL RANDOM NUMBER GENERATION FOR VLSI SYSTEMS USING CELLULAR AUTOMATA [J].

HORTENSIUS, PD ;

MCLEOD, RD ;

CARD, HC .

IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (10) :1466-1472

[2] CELLULAR AUTOMATA-BASED PSEUDORANDOM NUMBER GENERATORS FOR BUILT-IN SELF-TEST [J].

HORTENSIUS, PD ;

MCLEOD, RD ;

PRIES, W ;

MILLER, DM ;

CARD, HC .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (08) :842-859

[3] SWITCHED-CAPACITOR BROAD-BAND NOISE GENERATOR FOR CMOS VLSI [J].

RODRIGUEZVAZQUEZ, A ;

DELGADO, M ;

ESPEJO, S ;

HUERTAS, JL .

ELECTRONICS LETTERS, 1991, 27 (21) :1913-1915

[4] FLIP-FLOP RESOLVING TIME TEST CIRCUIT [J].

ROSENBERGER, F ;

CHANEY, TJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) :731-738

[5]

SALIDES P, 1991, IEE P E, V138, P241

← 1 →