REAL-TIME IMAGE-PROCESSING ON A CUSTOM COMPUTING PLATFORM

被引:36
作者
ATHANAS, PM
ABBOTT, AL
机构
[1] Virginia Polytechnic Institute, State University
关键词
D O I
10.1109/2.347995
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware designers typically must perform extensive behavioral testing of a new concept before proceeding with an implementation. Due to the enormous processing time required to simulate a complex image-processing system, executing a VHDL model with a representative data set even on a fast workstation is not practical. Days, even weeks, are commonly needed to simulate the processing of a full-sized image. And since some applications process sequences of images, designers may need several hundred image simulations to adequately analyze only a few seconds of data. Because of this, they may be forced into a trade-off between how much testing can be afforded versus an acceptable risk in allowing a silicon iteration. The authors discuss an alternative, automated approach: transforming the structural representation (or transforming a behavioral model) into a real-time implementation. With their VTSplash custom computing platform, a designer can proceed from a behavioral description of the image-processing task to a functioning prototype that can perform the task at full speed (rapid prototyping). Reconfiguration from one image-processing task to another takes just seconds. The authors explore the utility of custom computing machinery for accelerating the development, testing, and prototyping of a diverse set of image-processing applications. They describe several implemented image-processing tasks and conclude with task performance evaluation.
引用
收藏
页码:16 / 24
页数:9
相关论文
共 12 条
[1]  
Abbott L., 1988, Machine Vision and Applications, V1, P23, DOI 10.1007/BF01212310
[2]  
ABBOTT L, 1994, P IEEE WORKSHOP FPGA, P155
[3]  
AGARWAL L, 1994, P IEEE WORKSHOP FPGA, P111
[4]   PROCESSOR RECONFIGURATION THROUGH INSTRUCTION-SET METAMORPHOSIS [J].
ATHANAS, PM ;
SILVERMAN, HF .
COMPUTER, 1993, 26 (03) :11-18
[5]   THE LAPLACIAN PYRAMID AS A COMPACT IMAGE CODE [J].
BURT, PJ ;
ADELSON, EH .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1983, 31 (04) :532-540
[6]  
GAJSKI DD, 1988, SILICON COMPILATION
[7]  
Gokhale M., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P94, DOI 10.1109/FPGA.1993.279474
[8]  
Jahne B., 1991, DIGITAL IMAGE PROCES
[9]  
VOGT RC, 1989, AUTOMATIC MORPHOLOGI
[10]  
1994, PROGRAMMABLE GATE AR