THE 68040 32-B MONOLITHIC PROCESSOR

被引：2

作者：

ANDERSON, D

DEWITT, BC

EISELE, RL

GALLUP, MG

HO, YW

MCMAHAN, SC

MARQUETTE, D

MARTIN, B

SCHEUER, KC

SOOD, LC

SPOHRER, TS

机构：

[1] MOTOROLA INC,SEMICOND PROD SECT,AUSTIN,TX 78735

[2] MOTOROLA INC,TECH STAFF,AUSTIN,TX 78735

[3] MOTOROLA INC,MICROPROC GRP,AUSTIN,TX 78735

[4] MOTOROLA HIGH END MICROPROC GRP,AUSTIN,TX

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1990年 / 25卷 / 05期

关键词：

D O I：

10.1109/4.62140

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 32-b single-chip processor has been developed that is user object-code compatible with members of the 68000 processor family. The 14.4-mm X 15.5-mm device contains over 1.2-million transistors and is fabricated with a double-layer-metal CMOS process. The processor integrates three major functional units: an integer processor, a floating-point processor, and a Harvard-style memory unit. Each major unit is described, with a discussion of the implementation techniques that were employed and the selected circuit issues that were confronted in the design. © 1990 IEEE

引用

页码：1178 / 1189

页数：12

共 10 条

[1] A COMPARISON OF CMOS CIRCUIT TECHNIQUES - DIFFERENTIAL CASCODE VOLTAGE SWITCH LOGIC VERSUS CONVENTIONAL LOGIC [J].

CHU, KM ;

PULFREY, DL .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (04) :528-532

[2]

EDENFIELD R, 1990, IN PRESS IEEE MI JUN

[3]

EDENFIELD R, 1990, IEEE DIG PAPERS COMP, P264

[4]

EDENFIELD RW, 1990, IEEE MICRO FEB, P66

[5]

LEDBETTER B, 1990, IEEE DIG PAPERS COMP, P259

[6] STATIC-NOISE MARGIN ANALYSIS OF MOS SRAM CELLS [J].

SEEVINCK, E ;

LIST, FJ ;

LOHSTROH, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :748-754

[7]

VOLDMAN S, 1987, IEDM TECH DIG, P518

[8]

1989, MC68040 USERS MANUAL

[9]

1988, MECL SYSTEM DESIGN H

[10]

1989, MC68040 DESIGNERS HD

← 1 →