A PURELY CAPACITIVE SYNAPTIC MATRIX FOR FIXED-WEIGHT NEURAL NETWORKS

被引:25
作者
CILINGIROGLU, U
机构
[1] Department of Electrical Engineering, Texas A&M University, College Station, TX
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1991年 / 38卷 / 02期
关键词
D O I
10.1109/31.68299
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is shown that the synaptic function of fixed-weight neural networks can be implemented with one capacitor only. The resulting synaptic matrix, being devoid of active devices, offers not only very high space-power efficiency and speed but also large synapse capacity with considerable analog depth. A purely capacitive matrix is very attractive also from the fabrication point of view because it gives an opportunity to exploit thin-film implementation styles as well as fully monolithic ones. The generic capacitor matrix is analyzed on the basis of dendritic charge conservation. The results are used to determine network limitations and to design a double-poly CMOS feedforward classifier, which is capable of correcting any 3-bit error occuring in a set of thirty 16-bit code-patterns. Each synapse occupies 16.5-mu-m x 10-mu-m field-oxide space for the very conservative 3-mu-m rules employed in this particular design. Electrical performance is verified through simulation. The work also includes a comparison between the proposed network and other switched-capacitor neural network configurations.
引用
收藏
页码:210 / 217
页数:8
相关论文
共 19 条
[11]  
RAFFEL J, 1987, 1ST P IEEE INT C NEU, V3, P501
[12]  
RHEE MY, 1989, ERROR CORRECTING COD, P70
[13]   RANDOM ERROR EFFECTS IN MATCHED MOS CAPACITORS AND CURRENT SOURCES [J].
SHYU, JB ;
TEMES, GC ;
KRUMMENACHER, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :948-955
[14]   MATCHING PROPERTIES OF LINEAR MOS CAPACITORS [J].
SINGH, R ;
BHATTACHARYYA, AB .
SOLID-STATE ELECTRONICS, 1989, 32 (04) :299-306
[15]   SWITCHED-CAPACITOR NEURAL NETWORKS [J].
TSIVIDIS, YP ;
ANASTASSIOU, D .
ELECTRONICS LETTERS, 1987, 23 (18) :958-959
[16]  
VANPETEGHEM P, COMMUNICATION
[17]   NEURAL NETWORKS FOR HIGH-STORAGE CONTENT-ADDRESSABLE MEMORY - VLSI CIRCUIT AND LEARNING ALGORITHM [J].
VERLEYSEN, M ;
SIRLETTI, B ;
VANDEMEULEBROECKE, AM ;
JESPERS, PGA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (03) :562-569
[18]   CHARGE INJECTION IN ANALOG MOS SWITCHES [J].
WEGMANN, G ;
VITTOZ, EA ;
RAHALI, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) :1091-1097
[19]   A FLIP-FLOP SENSOR ARRAY WITH ON-SPOT A/D CONVERSION [J].
WOUTERS, SE ;
LIAN, WJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (03) :627-634