A 1.5-V FULL-SWING BICMOS LOGIC-CIRCUIT

被引:28
作者
HIRAKI, M [1 ]
YANO, K [1 ]
MINAMI, M [1 ]
SATO, K [1 ]
MATSUZAKI, N [1 ]
WATANABE, A [1 ]
NISHIDA, T [1 ]
SASAKI, K [1 ]
SEKI, K [1 ]
机构
[1] HITACHI LTD,CTR DEVICE DEV,TOKYO 198,JAPAN
关键词
D O I
10.1109/4.165337
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A BiCMOS logic circuit applicable to sub-2-V digital circuits has been developed for the first time. A transiently saturated full-swing BiCMOS (TS-FS-BiCMOS) logic circuit operates twice as fast as CMOS at 1.5-V supply. A newly developed transient-saturation technique, with which bipolar transistors saturate only during switching periods, is the key to sub-2-V operation because a high-speed full-swing operation is achieved to remove the voltage loss due to the base-emitter turn-on voltage. Furthermore, both small load dependence and small fan-in dependence of gate delay time are also attained with this technique. A two-input gate fabricated with 0.3-mum BiCMOS technology verifies the performance advantage of TS-FS-BiCMOS over other BiCMOS circuits and CMOS at sub-2-V supply.
引用
收藏
页码:1568 / 1574
页数:7
相关论文
共 11 条
[1]   NEW FULL-VOLTAGE-SWING BICMOS BUFFERS [J].
EMBABI, SHK ;
BELLAOUAR, A ;
ELMASRY, MI ;
HADAWAY, RA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) :150-153
[2]  
GAMAL AE, 1989, P CICC
[3]  
HIRAKI M, 1992, ISSCC, P48
[4]  
MOMOSE H, 1987, IEDM TECH DIG, P838
[5]  
NISHII O, 1992, ISSCC, P114
[6]  
RAJE P, 1991, ISSCC, P150
[7]   PERFORMANCE COMPARISON OF DRIVER CONFIGURATIONS AND FULL-SWING TECHNIQUES FOR BICMOS LOGIC-CIRCUITS [J].
SHIN, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) :863-865
[8]  
TAKEDA E, 1985, EIDM, P60
[9]  
YANO K, 1991, P CICC
[10]  
YANO K, 1991, S VLSI CIRCUITS, P123