PELOX INTEGRATED PBL

被引:3
作者
ROTH, SS
COOPER, KJ
KIRSCH, HC
RAY, W
HENDRIX, L
SIMON, G
机构
[1] MOTOROLA INC,SEMICOND PROD SECTOR,AUSTIN,TX 78735
[2] MOTOROLA INC,SEMICOND PROD SECTOR,RISC MICROPROCESSOR DESIGN,AUSTIN,TX 78735
关键词
D O I
10.1109/66.238172
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Polysilicon buffered LOCOS (PBL) has been widely utilized for advanced isolation applications as moderately low lateral oxide encroachment may be achieved without defect formation. Unfortunately, PBL does not exhibit sufficient field oxide recess to support aggressive device scaling without introduction of processes which are difficult to control. Recently, polysilicon encapsulated local oxidation (PELOX) has been proposed as an easily scaled isolation technique that exhibits LOCOS equivalent recess. The integration of PELOX into an existing PBL 1 Mb DRAM baseline process is described. PELOX integrated PBL (PIPBL) is demonstrated to enhance final field oxide recess without increasing encroachment. The improved final field oxide recess is shown to provide increased process margin as evidenced by superior probe yield.
引用
收藏
页码:246 / 250
页数:5
相关论文
共 8 条
[1]   LOPOS - ADVANCED DEVICE ISOLATION FOR A 0.8 MU-M CMOS BULK PROCESS TECHNOLOGY [J].
GHEZZO, M ;
KAMINSKY, E ;
NISSANCOHEN, Y ;
FRANK, P ;
SAIA, R .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (07) :1992-1996
[2]   TWIN-WHITE-RIBBON EFFECT AND PIT FORMATION MECHANISM IN PBLOCOS [J].
LIN, TH ;
TSAI, NS ;
YOO, CS .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (07) :2145-2149
[3]   OXIDATION RATE REDUCTION IN THE SUBMICROMETER LOCOS PROCESS [J].
MIZUNO, T ;
SAWADA, S ;
MAEDA, S ;
SHINOZAKI, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) :2255-2259
[4]   POLYSILICON ENCAPSULATED LOCAL OXIDATION [J].
ROTH, SS ;
RAY, W ;
MAZURE, C ;
KIRSCH, HC .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (03) :92-94
[5]   A 1-MBIT CMOS DRAM WITH FAST PAGE MODE AND STATIC COLUMN MODE [J].
SAITO, S ;
FUJII, S ;
OKADA, Y ;
SAWADA, S ;
SHINOZAKI, S ;
NATORI, K ;
OZAWA, O .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) :903-908
[6]  
SUN SW, 1989, SOLID STATE ELECTRON, V32, P333, DOI 10.1016/0038-1101(89)90085-3
[7]   REVERSE L-SHAPE SEALED POLY-BUFFER LOCOS TECHNOLOGY [J].
SUNG, JM ;
LU, CY ;
FRITZINGER, LB ;
SHENG, TT ;
LEE, KH .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (11) :549-551
[8]   A NEW TWIN-WELL CMOS PROCESS USING NITRIDIZED-OXIDE-LOCOS (NOLOCOS) ISOLATION TECHNOLOGY [J].
TSAI, HH ;
YU, CL ;
WU, CY .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (07) :307-309