A 4-MB LOW-TEMPERATURE DRAM

被引:14
作者
HENKELS, WH
WEN, DS
MOHLER, RL
FRANCH, RL
BUCELOT, TJ
LONG, CW
BRACCHITTA, JA
COTE, WJ
BRONNER, GB
机构
[1] IBM CORP,CTR ADV SEMICOND TECHNOL,HOPEWELL JUNCTION,NY 12533
[2] IBM CORP,DIV GEN TECHNOL,ESSEX JUNCTION,VT 05402
关键词
D O I
10.1109/4.98967
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the characterization of the first DRAM fabricated in a technology specifically optimized for cryogenic operation. With the power supply adjusted to assure hot-electron reliability, the 25-ns 4-Mb low-temperature (LT) chips operated 3 x faster than conventional chips. The LT-optimized chips functioned properly with cycle times as fast as 45 ns, and with a toggle-mode data rate of 667 Mb/s. Wide operating margins and a very large process window for data retention were demonstrated; at a temperature of 85 K the storage retention time of the trench-capacitor memory cells exceeded 8 h. This work shows that the performance leverage offered by low temperature applies equally well to DRAM as it does to logic; there is no limitation inherent to memory.
引用
收藏
页码:1519 / 1529
页数:11
相关论文
共 23 条
  • [1] ANALYZING HOT-CARRIER EFFECTS ON COLD CMOS DEVICES
    BIBYK, SB
    WANG, H
    BORTON, P
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (01) : 83 - 88
  • [2] THE ETA10 LIQUID-NITROGEN-COOLED SUPERCOMPUTER SYSTEM
    CARLSON, DM
    SULLIVAN, DC
    BACH, RE
    RESNICK, DR
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (08) : 1404 - 1413
  • [3] A 3.5-NS/77-K AND 6.2-NS/300-K 64K CMOS RAM WITH ECL INTERFACES
    CHAPPELL, TI
    SCHUSTER, SE
    CHAPPELL, BA
    ALLAN, JW
    SUN, JYC
    KLEPNER, SP
    FRANCH, RL
    GREIER, PF
    RESTLE, PJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 859 - 868
  • [4] VERY SMALL MOSFETS FOR LOW-TEMPERATURE OPERATION
    GAENSSLEN, FH
    RIDEOUT, VL
    WALKER, EJ
    WALKER, JJ
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (03) : 218 - 229
  • [5] TEMPERATURE-DEPENDENT THRESHOLD BEHAVIOR OF DEPLETION MODE MOSFETS
    GAENSSLEN, FH
    JAEGER, RC
    [J]. SOLID-STATE ELECTRONICS, 1979, 22 (04) : 423 - 430
  • [6] Gildenblat G., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P268
  • [7] OPERATION OF BULK CMOS DEVICES AT VERY LOW-TEMPERATURES
    HANAMURA, H
    AOKI, M
    MASUHARA, T
    MINATO, O
    SAKAI, Y
    HAYASHIDA, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (03) : 484 - 490
  • [8] A 12-NS LOW-TEMPERATURE DRAM
    HENKELS, WH
    LU, NCC
    HWANG, W
    RAJEEVAKUMAR, TV
    FRANCH, RL
    JENKINS, KA
    BUCELOT, TJ
    HEIDEL, DF
    IMMEDIATO, MJ
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (08) : 1414 - 1422
  • [9] HOT-ELECTRON-INDUCED MOSFET DEGRADATION - MODEL, MONITOR, AND IMPROVEMENT
    HU, CM
    TAM, SC
    HSU, FC
    KO, PK
    CHAN, TY
    TERRILL, KW
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 375 - 385
  • [10] SWITCHING CHARACTERISTICS OF SCALED CMOS CIRCUITS AT 77-K
    HUANG, JST
    SCHRANKLER, JW
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (01) : 101 - 106