GAAS CAPACITIVELY COUPLED DOMINO LOGIC GATE

被引:5
作者
HOE, DHK
SALAMA, CAT
机构
关键词
D O I
10.1049/el:19891146
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1714 / 1715
页数:2
相关论文
共 8 条
[1]  
EDENN R, 1984, POLITICAL LEADERSHIP, P11
[2]   A GAAS 4-BIT ADDER-ACCUMULATOR CIRCUIT FOR DIRECT DIGITAL SYNTHESIS [J].
EKROOT, CG ;
LONG, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) :573-580
[3]   HIGH-SPEED COMPACT CIRCUITS WITH CMOS [J].
KRAMBECK, RH ;
LEE, CM ;
LAW, HFS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) :614-619
[4]   CAPACITOR COUPLING OF GAAS DEPLETION-MODE FETS [J].
LIVINGSTONE, AW ;
MELLOR, PJT .
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1980, 127 (05) :297-300
[5]   CHARGE REDISTRIBUTION AND NOISE MARGINS IN DOMINO CMOS LOGIC [J].
PRETORIUS, JA ;
SHUBAT, AS ;
SALAMA, CAT .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (08) :786-793
[6]   HIGH-SPEED INTEGRATED LOGIC WITH GAAS MESFETS [J].
VANTUYL, RL ;
LIECHTI, CA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :269-276
[7]   A HIGH-SPEED DYNAMIC DOMINO CIRCUIT IMPLEMENTED WITH GAAS-MESFETS [J].
YANG, L ;
CHAKHARAPANI, R ;
LONG, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :874-879
[8]  
1989, TRINQUINT QED A DESI