A NEW EXPERIMENTAL-METHOD TO DETERMINE THE SATURATION VOLTAGE OF A SMALL-GEOMETRY MOSFET

被引:36
作者
JANG, WY [1 ]
WU, CY [1 ]
WU, HJ [1 ]
机构
[1] UNITED MICROELECTR CORP, HSIN CHU, TAIWAN
关键词
Mathematical Models - Transistors; Field Effect;
D O I
10.1016/0038-1101(88)90108-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new extraction method which determines the saturation voltage of a small-geometry MOSFET directly from the measured data is proposed and investigated. In this method, a special function G is formed and the drain-source saturation voltage is identified as the voltage of the peak point in a plot of G vs the drain-source voltage. Since the method is based on a general device theory, it is virtually independent of any device model and quite versatile and applicable for all MOSFETs. In addition, no given device parameters or iterations are required in the method. To verify the new method, SPICE MOS models are used as a calculation example. Moreover, the method is also applied to various fabricated MOSFETs to determine the saturation voltage. It is found that the saturation voltage can be definitely determined without ambiguity and the determined saturation voltage is quite close to that from the optimal extractions. Thus the method can be incorporated into the parameter extraction and the device modeling for small-geometry MOSFETs.
引用
收藏
页码:1421 / 1431
页数:11
相关论文
共 12 条
[1]   DRIFT VELOCITY SATURATION IN MOS TRANSISTORS [J].
BAUM, G ;
BENEKING, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1970, ED17 (06) :481-+
[2]   AN EXPERIMENTAL-METHOD FOR THE DETERMINATION OF THE SATURATION POINT OF A MOSFET [J].
BOOTH, RVH ;
WHITE, MH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (02) :247-251
[3]   A NEW METHOD TO DETERMINE MOSFET CHANNEL LENGTH [J].
CHERN, JGJ ;
CHANG, P ;
MOTTA, RF ;
GODINHO, N .
ELECTRON DEVICE LETTERS, 1980, 1 (09) :170-173
[4]   CONDUCTANCE OF MOS TRANSISTORS IN SATURATION [J].
FROHMANB.D ;
GROVE, AS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1969, ED16 (01) :108-+
[5]   ACCURATE LARGE-SIGNAL MOS TRANSISTOR MODEL FOR USE IN COMPUTER-AIDED DESIGN [J].
MERCKEL, G ;
BOREL, J ;
CUPCEA, NZ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1972, ED19 (05) :681-+
[6]  
SZE SM, 1981, PHYSICS SEMICONDUCTO
[7]   EFFECTS OF 2-DIMENSIONAL CHARGE SHARING ON THE ABOVE-THRESHOLD CHARACTERISTICS OF SHORT-CHANNEL IGFETS [J].
TAYLOR, GW .
SOLID-STATE ELECTRONICS, 1979, 22 (08) :701-717
[8]   VLSI LIMITATIONS FROM DRAIN-INDUCED BARRIER LOWERING [J].
TROUTMAN, RR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :383-391
[9]  
VLADAMIRESCU A, 1980, UCBERLM807 U CAL EL