AN EFFICIENT MICROCODE COMPILER FOR APPLICATION SPECIFIC DSP PROCESSORS

被引：23

作者：

GOOSSENS, G

RABAEY, J

VANDEWALLE, J

DEMAN, H

机构：

[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720

[2] CATHOLIC UNIV LEUVEN,ESAY LAB,B-3030 HEVERLE,BELGIUM

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1990年 / 9卷 / 09期

关键词：

D O I：

10.1109/43.59069

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a computer program for microcode compilation for custom digital signal processors is presented. This tool is part of the CATHEDRAL II silicon compiler. The following optimization problems are highlighted: scheduling, hardware assignment, and loop folding. Efficient techniques are developed to solve these problems. This allows for the automatic synthesis of processor architectures which simultaneously exploit pipelining and parallelism. A demonstrator design is presented in the paper. © 1990 IEEE

引用

页码：925 / 937

页数：13

共 30 条

[1] ARCHITECTURAL STRATEGIES FOR AN APPLICATION-SPECIFIC SYNCHRONOUS MULTIPROCESSOR ENVIRONMENT [J].

CATTHOOR, F ;

RABAEY, J ;

GOOSSENS, G ;

VANMEERBERGEN, JL ;

JAIN, R ;

DEMAN, HJ ;

VANDEWALLE, J .

IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1988, 36 (02) :265-284

[2]

Coffman Jr. E. G., 1976, COMPUTER JOB SCHEDUL

[3]

DEMAN H, 1990, P IEEE FEB

[4]

DEMAN H, 1988, IEE COMPUTER AID APR, P55

[5] ALGORITHMS FOR HARDWARE ALLOCATION IN DATA PATH SYNTHESIS [J].

DEVADAS, S ;

NEWTON, AR .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (07) :768-781

[6]

FETTWEIS A, 1976, AEU-INT J ELECTRON C, V30, P90

[7]

FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827

[8]

GIBBONS A, 1985, ALGORITHMIC GRAPH TH, P198

[9]

GIRCZYC EM, 1987, MAY P IEEE ISCAS, P382

[10]

GOOSENS G, 1987, NOV P INT C COMP AID, P24

← 1 2 3 →