共 7 条
[1]
ADAMS AC, 1988, VLSI TECHNOLOGY, pCH6
[3]
LAM YW, 1976, J PHYS D, V9, P147
[4]
SIO2 PLANARIZATION TECHNOLOGY WITH BIASING AND ELECTRON-CYCLOTRON RESONANCE PLASMA DEPOSITION FOR SUBMICRON INTERCONNECTIONS
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
1986, 4 (04)
:818-821
[6]
DEPOSITION OF PLANARIZED DIELECTRIC LAYERS BY BIASED SPUTTER DEPOSITION
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
1987, 5 (02)
:567-574