CROWN-SHAPED STACKED-CAPACITOR CELL FOR 1.5-V OPERATION 64-MB DRAMS

被引:31
作者
KAGA, T [1 ]
KURE, T [1 ]
SHINRIKI, H [1 ]
KAWAMOTO, Y [1 ]
MURAI, F [1 ]
NISHIDA, T [1 ]
NAKAGOME, Y [1 ]
HISAMOTO, D [1 ]
KISU, T [1 ]
TAKEDA, E [1 ]
ITOH, K [1 ]
机构
[1] HITACHI VLSI ENGN,KODAIRA,TOKYO 187,JAPAN
关键词
D O I
10.1109/16.69903
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new self-aligned stacked-capacitor cell called the CROWN cell (a crown-shaped stacked-capacitor cell), used for experimental 64-Mb DRAM's operated at 1.5 V, has been developed using 0.3-mu-m electron-beam lithography. This memory cell has an area of 1.28-mu-m2. The word-line pitch and sense-amplifier pitch of this cell are 0.8 and 1.6-mu-m, respectively. In spite of this small cell area, the CROWN cell has a large capacitor surface area of 3.7-mu-m2 because 1) it has a crown-shaped capacitor electrode, 2) its capacitor is on the data line, and 3) it has a self-aligned memory cell fabrication process and structure. The large capacitor area and a Ta2O5 film equivalent to a 2.8-nm SiO2 film ensure a large storage charge of 33 fC (storage capacitance equals 44 fF) for 1.5-V operation. A small CROWN cell array and a memory test circuit were successfully used to achieve a basic DRAM cell operation.
引用
收藏
页码:255 / 261
页数:7
相关论文
共 12 条
[1]   A 1.5-V DRAM FOR BATTERY-BASED APPLICATIONS [J].
AOKI, M ;
ETOH, J ;
ITOH, K ;
KIMURA, SI ;
KAWAMOTO, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1206-1212
[2]  
AOKI M, 1988, P IEEE INT SOLID STA, P22
[3]  
Ema T., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P592, DOI 10.1109/IEDM.1988.32884
[4]  
Inoue S., 1989, International Electron Devices Meeting 1989. Technical Digest (Cat. No.89CH2637-7), P31, DOI 10.1109/IEDM.1989.74222
[5]  
KAWAMOTO Y, 1990, S VLSI TECHNOLOGY, P13
[6]   A DIAGONAL ACTIVE-AREA STACKED CAPACITOR DRAM CELL WITH STORAGE CAPACITOR ON BIT LINE [J].
KIMURA, S ;
KAWAMOTO, Y ;
KURE, T ;
HASEGAWA, N ;
KISU, T ;
ETOH, J ;
AOKI, M ;
TAKEDA, E ;
SUNAMI, H ;
ITOH, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) :737-743
[7]   AN OPTICALLY DELINEATED 4.2-MU-M2 SELF-ALIGNED ISOLATED-PLATE STACKED-CAPACITOR DRAM CELL [J].
KIMURA, SI ;
KAWAMOTO, Y ;
HASEGAWA, N ;
HIRAIWA, A ;
NAKAGOME, Y ;
AOKI, M ;
KISU, T ;
SUNAMI, H ;
ITOH, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (10) :1591-1595
[8]  
Kure T., 1983, International Electron Devices Meeting 1983. Technical Digest, P757
[9]  
NAKAGOME Y, 1990, S VLSI CIRCUITS
[10]  
SHINRIKI H, 1989, S VLSI TECHNOLOGY, P25