INTEGRATION OF PLASMA-ASSISTED AND RAPID THERMAL-PROCESSING FOR LOW-THERMAL BUDGET PREPARATION OF ULTRA-THIN DIELECTRICS FOR STACKED-GATE DEVICE STRUCTURES

被引:8
作者
LUCOVSKY, G
MA, Y
HATTANGADY, SV
LEE, DR
LU, Z
MISRA, V
WORTMAN, JJ
JING, Z
WHITTEN, JL
机构
[1] N CAROLINA STATE UNIV,DEPT MAT SCI & ENGN,RALEIGH,NC 27695
[2] N CAROLINA STATE UNIV,DEPT ELECT & COMP ENGN,RALEIGH,NC 27695
[3] N CAROLINA STATE UNIV,DEPT CHEM,RALEIGH,NC 27695
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 1994年 / 33卷 / 12B期
关键词
LOW-TEMPERATURE PROCESSING; LOW-THERMAL BUDGET PROCESSING; PLASMA-ASSISTED OXIDATION; REMOTE PLASMA-ENHANCED CHEMICAL-VAPOR DEPOSITION; RAPID THERMAL CHEMICAL-VAPOR DEPOSITION; RAPID THERMAL ANNEALING; SI-SIO2; INTERFACES; FIELD EFFECT TRANSISTORS; SILICON OXIDE; SILICON NITRIDE; SILICON OXYNITRIDES;
D O I
10.1143/JJAP.33.7061
中图分类号
O59 [应用物理学];
学科分类号
摘要
This paper discusses a new approach to the formation of ultra-thin gate dielectrics for Si-ULSI applications in which separately controlled plasma-assisted and/or rapid thermal processing steps are combined to fix the chemical bonding and minimize the defect structure at the Si-SiO2 interface, and within the dielectric layers. One example of this approach combines (i) low-temperature (300 degrees C) plasma-assisted processing to control the initial bonding chemistries at (a) the Si-SiO2 interface, and (b) in homogeneous oxide, or composite dielectrics with nitride or oxynitride layers, with (ii) higher temperature (900 degrees C), but low-thermal budget, rapid thermal annealing to promote physical and/or chemical relaxations that minimize both interfacial and bulk dielectric defects, thereby improving device performance.
引用
收藏
页码:7061 / 7070
页数:10
相关论文
共 16 条
[1]   LOW-TEMPERATURE DEPOSITION OF HIGH-QUALITY SILICON DIOXIDE BY PLASMA-ENHANCED CHEMICAL VAPOR-DEPOSITION [J].
BATEY, J ;
TIERNEY, E .
JOURNAL OF APPLIED PHYSICS, 1986, 60 (09) :3136-3145
[2]  
HAUSER JR, UNPUB
[3]  
HE SS, 1993, MATER RES SOC SYMP P, V284, P413
[4]  
KU XL, 1992, APPL PHYS LETT, V60, P3063
[5]   CHARGE TRAPPING PROPERTIES IN THIN OXYNITRIDE GATE DIELECTRICS PREPARED BY RAPID THERMAL-PROCESSING [J].
LO, GQ ;
TING, WC ;
SHIH, DK ;
KWONG, DL .
APPLIED PHYSICS LETTERS, 1990, 56 (10) :979-981
[6]   DEVICE-QUALITY SIO2 SI(100) INTERFACES PREPARED BY A 2-STEP REMOTE PLASMA-ASSISTED OXIDATION-DEPOSITON PROCESS [J].
LUCOVSKY, G ;
MA, Y ;
YASUDA, T ;
SILVESTRE, C ;
HAUSER, JR .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1992, 31 (12B) :4387-4395
[7]  
LUCOVSKY G, 1993, MATER RES SOC S P, V303, P339
[8]  
LUCOVSKY G, UNPUB
[9]  
LUCOVSKY G, 1994, IN PRESS MATER RES S
[10]  
LUCOVSKY G, 1993, MATER RES SOC S P, V284, P34