SYSTEMATIC METHOD FOR THE DESIGN OF MULTIAMPLIFIER SWITCHED-CAPACITOR FIR DECIMATOR CIRCUITS

被引：6

作者：

FRANCA, JE ^{[1
]}

DIAS, VF ^{[1
]}

机构：

[1] UNIV TECN LISBOA, INST SUPER TECN, CTR ELECTR APLICADA, P-1096 LISBON, PORTUGAL

来源：

IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS | 1991年 / 138卷 / 03期

关键词：

CIRCUIT THEORY AND DESIGN; SWITCHED CAPACITOR FILTERS;

D O I：

10.1049/ip-g-2.1991.0052

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper presents a systematic method for the design of multiamplifier switched-capacitor (SC) decimator circuits with finite impulse response (FIR) transfer functions. From a formal description of previously proposed architectures, a set of closed form equations are derived to determine the resulting capacitance values in the circuits as a function of the desired impulse response coefficients and signal handling capability. The systematic design of two multiamplifier FIR SC decimators is then illustrated considering the practical example of an application suitable for video signal processing.

引用

页码：307 / 314

页数：8

共 17 条

[1]

DIAS VF, 1988, AUG P MIDW S CIRC SY

[2] IIR SWITCHED-CAPACITOR DECIMATOR BUILDING-BLOCKS WITH OPTIMUM IMPLEMENTATION [J].

FRANCA, JAE ;

MARTINS, RP .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (01) :81-90

[3] MULTIRATE SWITCHED CAPACITOR SYSTEM APPROACH TO FREQUENCY-DIVISION MULTIPLEXING [J].

FRANCA, JE .

ELECTRONICS LETTERS, 1988, 24 (08) :501-503

[4] FIR SWITCHED-CAPACITOR DECIMATORS WITH ACTIVE-DELAYED BLOCK POLYPHASE STRUCTURES [J].

FRANCA, JE ;

SANTOS, S .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (08) :1033-1037

[5]

FRANCA JE, 1985, IEEE T CIRCUITS SYST, V32, P938

[6]

FRANCA JE, 1984, MAY P IEEE INT S CIR, P789

[7]

FRANCA JE, 1987, MAY P IEEE INT S CIR, P76

[8]

FRANCA JE, 1988, IEEE T CIRCUITS SYST, V35, P394

[9]

FRANCA JE, 1985, IEEE T CAS, V32, P877

[10]

FRANCA JE, 1987, AUG P MIDW S CIRC SY, P1181

← 1 2 →