HYSTERESIS IV EFFECTS IN SHORT-CHANNEL SILICON MOSFETS

被引:22
作者
BOUDOU, A
DOYLE, BS
机构
关键词
D O I
10.1109/EDL.1987.26638
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:300 / 302
页数:3
相关论文
共 7 条
[1]  
AKOA M, 1987, IEEE T ELECTRON DEVI, V34, P8
[2]  
BREWS JR, 1977, IEEE T ELECTRON DEV, V24, P1108, DOI 10.1109/T-ED.1977.18885
[3]   RELAXATION EFFECTS IN NMOS TRANSISTORS AFTER HOT-CARRIER STRESSING [J].
DOYLE, BS ;
BOURCERIE, M ;
MARCHETAUX, JC ;
BOUDOU, A .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (05) :234-236
[4]   SHORT-CHANNEL MOS-TRANSISTORS IN THE AVALANCHE-MULTIPLICATION REGIME [J].
MULLER, W ;
RISCH, L ;
SCHUTZ, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (11) :1778-1784
[5]   VLSI LIMITATIONS FROM DRAIN-INDUCED BARRIER LOWERING [J].
TROUTMAN, RR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :383-391
[6]   SUBTHRESHOLD DESIGN CONSIDERATIONS FOR INSULATED GATE FIELD-EFFECT TRANSISTORS [J].
TROUTMAN, RR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (02) :55-60
[7]  
[No title captured]