HI-C RAM CELL CONCEPT

被引:30
作者
TASCH, AF
CHATTERJEE, PK
FU, HS
HOLLOWAY, TC
机构
关键词
D O I
10.1109/T-ED.1978.19028
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:33 / 41
页数:9
相关论文
共 12 条
  • [1] CHATTERJEE PK, 1977, 1977 DEV RES C CORN
  • [2] Dennard R. H., 1968, United States Patent, Patent No. [3387286, 3,387,286]
  • [3] DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS
    DENNARD, RH
    GAENSSLEN, FH
    YU, HN
    RIDEOUT, VL
    BASSOUS, E
    LEBLANC, AR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) : 256 - 268
  • [4] SURFACE-CHARGE RANDOM-ACCESS MEMORY SYSTEM
    ENGELER, WE
    TIEMANN, JJ
    BAERTSCH, RD
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (05) : 330 - &
  • [5] Grove A S, 1967, PHYS TECHNOL S, P157
  • [6] KOSONOCKY WF, 1973, Patent No. 3720922
  • [7] Sodini C. G., 1976, IEEE Transactions on Electron Devices, VED-23, P1185
  • [8] CHARGE-COUPLED RAM CELL CONCEPT
    TASCH, AF
    FRYE, RC
    FU, HS
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (01) : 58 - 63
  • [9] CHARGE CAPACITY ANALYSIS OF CHARGE-COUPLED RAM CELL
    TASCH, AF
    FU, HS
    HOLLOWAY, TC
    FRYE, RC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (05) : 575 - 585
  • [10] TASCH AF, 1975, 1975 INT EL DEV M WA