ANALYSIS AND MODELING OF DUAL-GATE MOSFETS

被引：27

作者：

BARSAN, RM

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1981年 / 28卷 / 05期

关键词：

D O I：

10.1109/T-ED.1981.20377

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：523 / 534

页数：12

共 19 条

[1] DUAL-GATE BUCKET-BRIGADE DEVICES [J].

BARSAN, RM .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (09) :1809-1816

[2] NONOVERLAPPING GATE CHARGE-COUPLING TECHNOLOGY FOR SERIAL MEMORY AND SIGNAL-PROCESSING APPLICATIONS [J].

BROWNE, VA ;

PERKINS, KD .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (01) :203-207

[3] A NEW MNOS CHARGE STORAGE EFFECT [J].

DILL, HG ;

TOOMBS, TN .

SOLID-STATE ELECTRONICS, 1969, 12 (12) :981-&

[4] A NEW INSULATED GATE TETRODE WITH HIGH DRAIN BREAKDOWN POTENTIAL AND LOW MILLER FEEDBACK CAPACITANCE [J].

DILL, HG .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (10) :717-+

[5] UHF MOS TETRODE WITH POLYSILICON GATE [J].

KLAASSEN, FM ;

WILTING, HJ ;

DEGROOT, WCJ .

SOLID-STATE ELECTRONICS, 1980, 23 (01) :23-&

[6] MODELING OF SCALED-DOWN MOS-TRANSISTORS [J].

KLAASSEN, FM ;

DEGROOT, WCJ .

SOLID-STATE ELECTRONICS, 1980, 23 (03) :237-242

[7] DUAL-GATE DEPLETION-MODE DMOS TRANSISTOR FOR LINEAR GAIN-CONTROL APPLICATION [J].

KWAN, SH ;

CHUANG, CT ;

MULLER, RS ;

WHITE, RM .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (07) :1053-1058

[8] ACCURATE LARGE-SIGNAL MOS TRANSISTOR MODEL FOR USE IN COMPUTER-AIDED DESIGN [J].

MERCKEL, G ;

BOREL, J ;

CUPCEA, NZ .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1972, ED19 (05) :681-+

[9]

NIENHUIS RJ, 1970, PHILIPS TECH REV, V31, P259

[10]

NOBLE WP, 1978, DEC IEEE INT EL DEV, P483

← 1 2 →