TUNNELING COMPONENT IN POLYSILICON SELF-ALIGNED BIPOLAR-TRANSISTORS

被引:5
作者
HACKBARTH, E [1 ]
LI, GP [1 ]
CHEN, TC [1 ]
机构
[1] IBM CORP,THOMAS J WATSON RES CTR,YORKTOWN HTS,NY 10598
关键词
D O I
10.1109/T-ED.1986.22798
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1853 / 1853
页数:1
相关论文
共 5 条
[1]   EXCESS TUNNEL CURRENT IN SILICON ESAKI JUNCTIONS [J].
CHYNOWETH, A ;
LOGAN, RA ;
FELDMANN, WL .
PHYSICAL REVIEW, 1961, 121 (03) :684-&
[2]   SELF-ALIGNED TRANSISTORS WITH POLYSILICON EMITTERS FOR BIPOLAR VLSI [J].
CUTHBERTSON, A ;
ASHBURN, P .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :242-247
[3]   SELF-ALIGNED BIPOLAR-TRANSISTORS FOR HIGH-PERFORMANCE AND LOW-POWER-DELAY VLSI [J].
NING, TH ;
ISAAC, RD ;
SOLOMON, PM ;
TANG, DDL ;
YU, HN ;
FETH, GC ;
WIEDMANN, SK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (09) :1010-1013
[4]  
PETERSEN SA, 1985, IEDM, P18
[5]   TUNNELING IN BASE-EMITTER JUNCTIONS [J].
STORK, JMC ;
ISAAC, RD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) :1527-1534