GLOBAL OPTIMIZATION APPROACH FOR ARCHITECTURAL SYNTHESIS

被引:37
作者
GEBOTYS, CH
ELMASRY, MI
机构
[1] Department of Electrical and Computer Engineering, University of Waterloo, Ontario
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1109/43.240074
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A relaxed LP model, which simultaneously schedules and allocates functional units and registers, is presented for synthesizing cost-constrained globally optimal architectures. This research is important for industry by providing exploration of optimal synthesized architectures since it is well known that early architectural decisions have the greatest impact on the final design. A mathematical integer programming formulation of the architectural synthesis problem was transformed into the node packing problem. Polyhedral theory was used to formulate constraints that decreased the size of the search space, thus improving integer programming solution efficiency. Execution times are an order-of-magnitude faster than previous research that uses heuristic techniques. This research breaks new ground by 1) simultaneously scheduling and allocating in practical execution times, 2) guaranteeing globally optimal solutions for a specific objective function, and 3) providing a polynomial run-time algorithm for solving some instances of this NP-complete problem.
引用
收藏
页码:1266 / 1278
页数:13
相关论文
共 25 条
[1]  
Baker K., 1974, INTRO SEQUENCING SCH
[2]  
BROOKE A, 1988, GAMS MINOS USERS MAN
[3]   PATH-BASED SCHEDULING FOR SYNTHESIS [J].
CAMPOSANO, R .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) :85-93
[4]   SOLVING LARGE-SCALE ZERO-ONE LINEAR-PROGRAMMING PROBLEMS [J].
CROWDER, H ;
JOHNSON, EL ;
PADBERG, M .
OPERATIONS RESEARCH, 1983, 31 (05) :803-834
[5]  
DEPUYDT F, 1990, IFIP C HIGH LEVEL AR
[6]   ALGORITHMS FOR HARDWARE ALLOCATION IN DATA PATH SYNTHESIS [J].
DEVADAS, S ;
NEWTON, AR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (07) :768-781
[7]  
Garey M.R., 1979, COMPUTERS INTRACTABI, V174
[8]   OPTIMAL SYNTHESIS OF HIGH-PERFORMANCE ARCHITECTURES [J].
GEBOTYS, CH ;
ELMASRY, MI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) :389-397
[9]  
GEBOTYS CH, 1992, ACM IEEE DESIGN AUTO
[10]  
GEBOTYS CH, 1992, IEEE ACM C CAD